NBTI Lifetime Evaluation and Extension in Instruction Caches

Shengyu Duan*, Basel Halak*, Rick Wong[†], Mark Zwolinski^{*} *School of Electronics and Computer Science, University of Southampton, UK

Email: {sd5g13, bh9, mz}@ecs.soton.ac.uk

[†]Cisco Systems, Inc

Abstract-CMOS devices suffer from wearout mechanisms resulting in reliability issues. Negative bias temperature instability (NBTI) is one of the dominant ageing effects that can cause threshold voltage shift on PMOS devices and subsequently impact circuit performance. The static noise margin (SNM) of an SRAM cell may be sharply reduced with unbalanced NBTI stress. This will impact SRAM read stability. From our observations of instruction caches, NBTI stress duty cycles for each cache line generally have similar but unbalanced patterns even when running very different programs. Based on the patterns, we propose an algorithm to evaluate the lifetime of instruction caches by running SPICE simulation. The results predict 6 and 7 years NBTI lifetimes of instruction caches for ARM and MIPS architectures respectively. One of the practical solutions is periodically flipping each cell to balance the degradation rate. However the performance benefits in terms of lifetime are not actually proven before. Using the stress patterns and lifetime evaluation algorithm, our work for the first time prove this technique can extend the lifetime of the cache by two orders of magnitude.

I. INTRODUCTION

As transistor dimensions continue to shrink, reliability is one of the most significant remaining concerns for CMOS technology [1]. Negative bias temperature instability (NBTI) is one of the dominant ageing mechanisms, in which the threshold voltage (V_{th}) of a PMOS transistor [2]–[4] increases over time.

The NBTI effect on CMOS memory devices such as SRAM cache has received much attention [5]–[7]. NBTI leads to degradation of the SRAM static noise margin (SNM) due to time-dependent mismatches [8], [9]. One of the practical solutions is periodically flipping each cell to balance the degradation rate [7], [10]. However, since the storage value is considered unpredictable in these works, the performance benefits of this technique are not actually proven.

Our work presents a method to evaluate NBTI lifetime in instruction caches. The contributions are as follows: 1) a novel analysis of the instruction cache that shows the NBTI stress duty cycles for each cache line generally have similar patterns even when running very different programs; 2) an algorithm of running SPICE simulation to predict the NBTI lifetime for the instruction cache based on this observation; 3) lifetime extension of cell flipping in instruction caches is proven by using the stress patterns and lifetime evaluation algorithm.

This paper is organized as follows. Section II presents the theory and simulation results of NBTI on both a single transistor and an SRAM cell. In Section III, we demonstrate that the pattern of NBTI stress locality does not vary much between different programs and from this cell lifetimes are calculated. The lifetime evaluation algorithm and the simulation results for instruction caches in ARM and MIPS architectures are presented in Section IV, while Section V describes the lifetime extension by cell flipping. Finally, the paper is concluded in Section VI.

II. NBTI EFFECT AND SRAM CELL DEGRADATION

A. Impact of NBTI on Single PMOS Transistor

NBTI can result in an increased V_{th} over time. A PMOS transistor can be switched between the NBTI stress phase and the recovery phase. Si-H bonds are disassociated under negative bias condition ($V_{gs} = -V_{DD}$) and hydrogen spaces and traps are produced at the oxide interface. These hydrogen spaces then diffuse away. Once the stress is removed ($V_{gs} = 0$), some bonds recover because of recombination with hydrogen. Some traps still remain and therefore the recovery is partial.

Thus, the V_{th} shift is proportional to the density of traps at the oxide interface [4], [11]. The traps are produced during the stress phase and some will be neutralized in the recovery phase. Therefore, V_{th} degradation is highly dependent on the stress duty cycle, which is the probability of a logic zero at the gate of a PMOS transistor in a digital circuit.

In [12], the authors propose a long-term NBTI model to quantify V_{th} degradation after a given operation time t:

$$\Delta V_{th}(t) = \left(\frac{\sqrt{K_v^2 \alpha T_{clk}}}{1 - \beta_t^{1/2n}}\right)^{2n} \tag{1}$$

where

$$\beta_t = \left(1 - \frac{2\xi_1 t_e + \sqrt{\xi_2 C(1-\alpha)T_{clk}}}{2t_{ox} + \sqrt{Ct}}\right)$$

where α is the key parameter – the stress duty cycle. K_v is a function of supply voltage, temperature and technology while T_{clk} is the equivalent stress-recovery period. n is either 1/4 or 1/6 depending on the diffusion spaces (H or H₂). C is the diffusion speed in the gate material. ξ_1 and ξ_2 represent the annealing probabilities in the oxide and the gate respectively. Finally, t_e is the effective oxide thickness indicating the diffusion distance in the oxide and is less than or equal to the oxide thickness, t_{ox} .

Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems – March 18th 2016 – Co-Located with DATE 2016 - Dresden, Germany

Copyright © 2016 for the individual papers by the papers' authors. Copying permitted for private and academic purposes. This volume is published and copyrighted by its editors.



Fig. 1. NBTI simulations on PMOS transistor for different duty cycles (T=300K, Vdd=1.2V, Vtp=-0.276V)

Based on the long-term NBTI model, above, and data from [12], V_{th} shifts are simulated using MATLAB as in Figure 1. The technology parameters are from the Synopsys 90-nm SPICE model. 90-nm technology is, truly, outdated. However, according to the NBTI models proposed already [2], [3], we believe the trends also apply to smaller technologies.

B. Impact of NBTI on 6-T SRAM Cell



Fig. 2. Six transistors SRAM cell circuit

Figure 2 shows a basic 6-T SRAM cell, in which only the pull-up transistors, MP1 and MP2, would suffer from NBTI [8]. Since MP1 and MP2 are part of cross coupled inverters, only one would be under NBTI stress at any time. This might result in unbalanced V_{th} degradations of these two transistors and thereby lead to a mismatch.



Fig. 3. SRAM cell SNM degradation

The static noise margin (SNM) is the biggest noise voltage the SRAM cell can tolerate. V_{th} mismatch on an SRAM cell can result in an asymmetric transfer characteristic and thereby reduce the SNM, Figure 3.

Using the long-term NBTI model in Equation (1) to modify the SPICE model, the degradation in the SRAM cell can be simulated, Figure 4. A cell with 50% stress duty cycle ages most slowly because MP1 and MP2 are matched. Uneven stress accelerates ageing.



Fig. 4. SNM degradation simulations for different duty cycles (T=300K, Vdd=1.2V, Vtp=-0.276V)

III. STRESS LOCALITY OF INSTRUCTION CACHE

The observation is noticed that the data stored in a cache shows very similar patterns when executing different benchmark programs. We ran a test on the instruction caches of ARM and MIPS architectures, using GEM5. 16 benchmark programs, all with more than ten thousand instructions, were chosen. The signal probability of each bit of each cache word is shown in Figure 5. It can be seen that some bits preserve the same values in most locations, consequently leading to NBTI stress locality.

This phenomenon can be explained as following. For any program, we can expect some types of instruction to be used more frequently than the others. Take the ARM processor results in Figure 5a as an example. The most significant four bits are the condition field and "1110" is used for unconditional instructions. The number of unconditional instructions is much bigger than that of conditional ones in any program. As a result, the most significant four bits have a high probability of being "1110" as seen in Figure 5a.

If the SNM degrades to a value smaller than expected noise, the storage data might be flipped, which causes a failure when the data is read out. This gives the NBTI lifetime of the instruction cache. 50% signal probability will give the longest lifetime because both inverters in the SRAM cell age at the same rate and so are not mismatched. The bit with the probability furthest from 50% would fail first, which determines the lifetime of the whole SRAM array.

IV. NBTI LIFETIME EVALUATION OF INSTRUCTION CACHE

According to the stress locality in last section, NBTI lifetime of a instruction cache is predictable. We propose Algorithm1 to evaluate the lifetime. This algorithm uses Monte

Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems – March 18th 2016 – Co-Located with DATE 2016 - Dresden, Germany

Copyright © 2016 for the individual papers by the papers' authors. Copying permitted for private and academic purposes. This volume is published and copyrighted by its editors.



(b) CPU model: 32-bit MIPS

Fig. 5. Probability mean values and standard deviations of one cache word in instruction cache when running 16 benchmark programs

Carlo simulations to detect the moment when stored data is corrupted and also calculates the flipped bit rate over the whole instruction cache.

Algorithm 1 SRAM cache lifetime evaluation		
1: procedure LIFEEVA		
2:	$i \leftarrow 0$	▷ i indicates current bit location
3:	$j \leftarrow 1$	▷ j indicates current iteration times
4:	$t \leftarrow 0$	\triangleright t indicates current year
5:	Monte Carlo:	
6:	$\alpha_1 \sim N(\mu_i, \sigma_i^2)$	Normal distribution
7:	$\alpha_2 \leftarrow 1 - \alpha_1$	
8:	$\Delta V_{th1} \leftarrow F_{NBT}$	$P_I(\alpha_1, t) \triangleright$ Implement NBTI model
9:	$\Delta V_{th2} \leftarrow F_{NBT}$	$\sigma_{T}(\alpha_{2},t)$
10:	$run \ SPICE \ si$	mulation
11:	if Data flippin	g error occurs then
12:	$lifetime \leftarrow$	t
13:	else if $j < total$	iteration times then
14:	$j \leftarrow j + 1$	
15:	else if $i < instr$	$uction \ length - 1$ then
16:	$i \leftarrow i+1$	
17:	else	
18:	$t \leftarrow t+1$	
19:	update flipped	bit rate
20:	goto Monte Car	lo

Figure 5. For each bit, we run 1600 simulations to guarantee a 95% confidence level within 1% probability error. The simulation results predict 6 and 7 years NBTI lifetimes for ARM and MIPS architectures respectively, at which point, the stored values in some SRAM cells start to be corrupted, Figure 6.



(b) CPU model: 32-bit MIPS

Fig. 6. SRAM cache NBTI lifetimes and failure rates simulations based on Algorithm 1 (T=300K, Vdd=1.2V, Vnoise=+/-0.32V)

V. LIFETIME EXTENSION BY PERIODIC CELL FLIPPING

The motivation for previous cell flipping work, [7], [10], is to avoid a cell holding the same value for a long time. However, since the storage value is considered unpredictable in that work, the performance benefits of periodical cell flipping are not actually proven. On the other hand, in our work, we note that the NBTI stress in the instruction cache stays constant over time.

Figure 7 shows the new probability mean values and standard deviations if cell flipping is applied. By definition, the mean values of the probabilities are at 50%. From this, the new predicted lifetimes can be calculated, as shown in Figure 8. As can be seen, for the same operating conditions, data failures start to occur after more than 300 years in both ARM and MIPS processors. While the exact figure is, of course, dependent on the modelling, it is unarguable that a significant extension to the lifetime of an SRAM instruction cache is achievable by simply flipping cell values periodically.

VI. CONCLUSION

Rapid shrinkage of CMOS transistors has led to concerns about reliability risks such as ageing. The effect of NBTI on the Static Noise Margin of SRAM-based instruction cache is discussed in this paper. NBTI directly affects the

To model typical operation, the storage value in each cell is set to both 1 and 0 but with different probabilities: we assume NBTI stress duty cycles are distributed with normal distributions with the means and standard deviations shown in

Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems – March 18th 2016 – Co-Located with DATE 2016 - Dresden, Germany

Copyright © 2016 for the individual papers by the papers' authors. Copying permitted for private and academic purposes. This volume is published and copyrighted by its editors.



(b) CPU model: 32-bit MIPS

Fig. 7. Probability mean values and standard deviations of cell flipping instruction cache



(a) CPU model: 32-bit ARM



(b) CPU model: 32-bit MIPS

Fig. 8. NBTI lifetimes and failure rates simulations for both non-flipping cache and cell flipping one (T=300K, Vdd=1.2V, Vnoise=+/-0.32V)

threshold voltage of PMOS devices and thereby impacts on the performance. In an SRAM cell, an unbalanced NBTI stress duty cycle can reduce the SNM and affect the read stability. From our observations, the NBTI stress duty cycles for an instruction cache generally has similar patterns even running very different programs. Therefore the NBTI lifetime is predictable, and our results suggest 6 or 7 year lifetimes for instruction caches in ARM and MIPS processors by using the proposed lifetime evaluation method. Additionally, the benefit of lifetime extension by periodically flipping each SRAM cell is presented using our proposed stress patterns and lifetime evaluation algorithm. It has been shown the instruction cache lifetimes can be extended by two orders of magnitude by this technique.

REFERENCES

- G. Ribes, M. Rafik, and D. Roy, "Reliability issues for nano-scale CMOS dielectrics," *Microelectronic engineering*, vol. 84, no. 9, pp. 1910–1916, 2007.
- [2] W. Wang, S. Yang, S. Bhardwaj, S. Vrudhula, F. Liu, and Y. Cao, "The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. 18, no. 2, pp. 173–183, 2010.
- [3] K. K. Saluja, S. Vijayakumar, W. Sootkaneung, and X. Yang, "NBTI degradation: A problem or a scare?" in *VLSI Design*, 2008. VLSID 2008. 21st International Conference on. IEEE, 2008, pp. 137–142.
- [4] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, "An analytical model for negative bias temperature instability," in *Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design*. ACM, 2006, pp. 493–496.
- [5] V. Huard, C. Parthasarathy, C. Guerin, T. Valentin, E. Pion, M. Mammasse, N. Planes, and L. Camus, "NBTI degradation: From transistor to SRAM arrays," in *Reliability Physics Symposium, 2008. IRPS 2008. IEEE International.* IEEE, 2008, pp. 289–300.
- [6] A. Calimera, M. Loghi, E. Macii, and M. Poncino, "Dynamic indexing: concurrent leakage and aging optimization for caches," in *Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design.* ACM, 2010, pp. 343–348.
- [7] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, "Impact of NBTI on SRAM read stability and design for reliability," in *Quality Electronic Design*, 2006. ISQED'06. 7th International Symposium on. IEEE, 2006, pp. 6–pp.
- [8] J. Qin, X. Li, and J. B. Bernstein, "Sram stability analysis considering gate oxide sbd, nbti and hci," in *Integrated Reliability Workshop Final Report, 2007. IRW 2007. IEEE International.* IEEE, 2007, pp. 33–37.
- [9] X. Li, J. Qin, B. Huang, X. Zhang, and J. B. Bernstein, "SRAM circuitfailure modeling and reliability simulation with SPICE," *Device and Materials Reliability, IEEE Transactions on*, vol. 6, no. 2, pp. 235–246, 2006.
- [10] A. Gebregiorgis, M. Ebrahimi, S. Kiamehr, F. Oboril, S. Hamdioui, and M. B. Tahoori, "Aging mitigation in memory arrays using self-controlled bit-flipping technique," in *Design Automation Conference (ASP-DAC)*, 2015 20th Asia and South Pacific. IEEE, 2015, pp. 231–236.
- [11] W. Wang, V. Reddy, A. T. Krishnan, R. Vattikonda, S. Krishnan, and Y. Cao, "Compact modeling and simulation of circuit reliability for 65-nm CMOS technology," *Device and Materials Reliability, IEEE Transactions on*, vol. 7, no. 4, pp. 509–517, 2007.
 [12] S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula,
- [12] S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula, "Predictive modeling of the NBTI effect for reliable design," in *Custom Integrated Circuits Conference*, 2006. CICC'06. IEEE. IEEE, 2006, pp. 189–192.

Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems – March 18th 2016 – Co-Located with DATE 2016 - Dresden, Germany

Copyright © 2016 for the individual papers by the papers' authors. Copying permitted for private and academic purposes. This volume is published and copyrighted by its editors.