

# A Model Based Approach to Combine Load and Functional Tests for Service Oriented Architectures

Afef Jmal Maâlej and Moez Krichen

Research Laboratory of Development and Control of Distributed Applications  
National School of Engineers of Sfax, University of Sfax  
BP 1173, 3038, Sfax-Tunisia  
{afef.jmal,moez.krichen}@redcad.org

**Abstract.** We propose a new model-based framework to combine functional and load tests for service oriented architectures. The new framework is based on the model of extended timed automata with input-outputs and shared integer variables. A test generation algorithm to produce analog-clock tests is proposed. To illustrate our approach, we report on a case study from the field of load balancing based architectures for BPEL compositions.

**Keywords:** Functional/Load Tests, Extended Timed Automata, Test Generation, Service Oriented Architecture.

## 1 Introduction

Nowadays testing has become an important phase in the development of any software system. During the last few decades very critical programming errors have been reported in different fields. Some of these errors were very dangerous and caused huge human/financial damages. For instance in 1996, the European rocket Ariane 5 exploded 37 seconds after launch<sup>1</sup>. The error was the result of a wrong reuse of code from Ariane 4. The financial loss caused by this accident was estimated to be about \$400 million. A second example of critical software errors was encountered in the medical field. From 1985 to 1987, at least four patients died as a direct result of a radiation overdose received from the medical radiation therapy device Therac-25<sup>2</sup>. The four victims received up to 100 times the intended dose. The accident was the result of a bug in the software powering the Therac-25 device.

Clearly, many other critical errors happened in many other fields. However, we restrict ourselves to the two previous presented examples due to space limitation. The important point to emphasize here is that a good percentage of these

---

<sup>1</sup> <http://www.ima.umn.edu/arnold/disasters/ariane.html>

<sup>2</sup> <http://therac25.net/about.php>

errors could have been avoided by considering some more sophisticated testing efforts. However unfortunately, in practice such efforts are still minimal and the need for advanced testing solutions is still deep. Indeed software companies are still not making enough efforts at this level. A UK survey has noticed that 92% of test professionals perceive both the cost and complexity of software testing is increasing, but just 22% of test teams are willing to adopt this process<sup>3</sup>.

The remainder of this paper is organized as follows. In Section 2, we give a brief recall about some types of testing. In Section 3, we define the extended timed input output conformance relation *etioco*, as an extension of our previous timed conformance relation *tioco*. Section 4 is dedicated to describe formally our testing approach. Then, we propose in Section 5 a test generation algorithm to produce analog-clock tests. In Section 6, we report on an example to illustrate our approach. Finally, Section 7 provides a conclusion that summarizes the paper and discusses items for future work.

## 2 A brief recall about some types of testing

In this paper we mainly concentrate on two particular types of software testing namely functional and load testings. First, we consider functional testing which allows to check whether the specified functionality in the system requirements works correctly or not. This is done by sending some particular sequences of inputs to the SUT and then checking whether the correct outputs are generated or not. This type of testing falls under the class of black box testing. Second, we consider load testing which is achieved to assess the SUT's behaviour under both normal and peak load conditions. More precisely, load testing aims at estimating the maximum amount of work the SUT can manage with no significant performance degradation. Obviously, load testing is mainly dedicated to multi-user systems. In general, this kind of testing is accomplished by simulating a significant number of users accessing the SUT concurrently.

In this context and in addition to conventional functional testing procedures, load testing is a required procedure that reveals programming errors which would not appear if the SUT is executed with a small (limited) workload or for a short time. Such errors emerge when the system is executed under a heavy load or over a long period of time. On the other hand, a given process under test may be correctly implemented but fails under some particular load conditions because of external causes (e.g. misconfiguration, hardware failures, buggy load generator, etc.) [1]. Hence, it is important to identify and remedy these different problems. For that, we investigated in [2] the opportunities as well as challenges of load testing in general. A classification and evaluation of existing related works were also reported. In brief, recognizing problems under load is a challenging and time-consuming task due to the large amount of generated data and the long running time of load tests.

In this paper, we focus on conformance testing of a given SUT under various load conditions, which constitutes an important testing area that is often misun-

---

<sup>3</sup> <http://www.uk.sogeti.com/News-Events/Press-Releases/>

derstood or overlooked. Indeed, in some cases, a system may perform correctly and conformly to its specification under a certain load, but it disrespects this specification when the load increases and goes above the expected values. This may be due to some implementation errors which are discovered when stressing the SUT. For early bug detection, we make use of model-based testing [3], where the specification is described by a formal model from which a test suite is automatically generated. The obtained test cases are then applied to the SUT in order to check the conformance of both functional and non-functional constraints with respect to the specification in hand. Conceptually, testing consists of three phases: test case generation, test case execution and verdict assignment.

### 3 Extended Timed Automata

We extend the framework presented in a previous work [4], which treats only conformance testing without considering load conditions.

#### 3.1 Timed Labelled Transition Systems

Let  $\mathbb{R}$  be the set of non-negative reals,  $\mathbb{Q}$  the set of non-negative rationals and  $\mathbb{N}$  the set of non-negative integers. Given a finite set of *actions*  $\text{Ac}$ , the set  $(\text{Ac} \cup \mathbb{R})^*$  of all finite-length *real-time sequences* over  $\text{Ac}$  will be denoted  $\text{RT}(\text{Ac})$ .  $\epsilon \in \text{RT}(\text{Ac})$  is the empty sequence. Given  $\text{Ac}' \subseteq \text{Ac}$  and  $\rho \in \text{RT}(\text{Ac})$ ,  $\text{P}_{\text{Ac}'}(\rho)$  denotes the *projection* of  $\rho$  to  $\text{Ac}' \cup \mathbb{R}$ , obtained by “erasing” from  $\rho$  all actions not in  $\text{Ac}' \cup \mathbb{R}$ . Similarly,  $\text{DP}_{\text{Ac}'}(\rho)$  denotes the (discrete) projection of  $\rho$  to  $\text{Ac}'$ . For example, if  $\text{Ac} = \{a, b\}$ ,  $\text{Ac}' = \{a\}$  and  $\rho = a\ 1\ b\ 2\ a\ 3$ , then  $\text{P}_{\text{Ac}'}(\rho) = a\ 3\ a\ 3$  and  $\text{DP}_{\text{Ac}'}(\rho) = a\ a$ . The time spent in a sequence  $\rho$ , denoted  $\text{duration}(\rho)$  is the sum of all delays in  $\rho$ , for example,  $\text{duration}(\epsilon) = 0$  and  $\text{duration}(a\ 1\ b\ 0.5) = 1.5$ .

In the rest of the document, we assume given a set of actions  $\text{Ac}$ , partitioned in two disjoint sets: a set of *input actions*  $\text{Ac}_{\text{in}}$  and a set of *output actions*  $\text{Ac}_{\text{out}}$ . Actions in  $\text{Ac}_{\text{in}} \cup \text{Ac}_{\text{out}}$  are called *observable* actions. We also assume there is an *unobservable* action  $\tau \notin \text{Ac}$ . Let  $\text{Ac}_\tau = \text{Ac} \cup \{\tau\}$ .

A *Timed Labelled Transition System* (TLTS) over  $\text{Ac}$  is a tuple  $(S, s_0, \text{Ac}, T_d, T_t)$ , where:

- $S$  is a set of *states*;
- $s_0$  is the initial state;
- $T_d$  is a set of *discrete transitions* of the form  $(s, a, s')$  where  $s, s' \in S$  and  $a \in \text{Ac}$ ;
- $T_t$  is a set of *timed transitions* of the form  $(s, t, s')$  where  $s, s' \in S$  and  $t \in \mathbb{R}$ .

Timed transitions must be deterministic, that is,  $(s, t, s') \in T_t$  and  $(s, t, s'') \in T_t$  implies  $s' = s''$ .  $T_t$  must also satisfy the following conditions:  $(s, t, s') \in T_t$  and  $(s', t', s'') \in T_t$  implies  $(s, t + t', s'') \in T_t$ ;  $(s, t, s') \in T_t$  implies that for all  $t' < t$ , there is some  $(s, t', s'') \in T_t$ .

We use standard notation concerning TLTS. For  $s, s', s_i \in S$ ,  $\mu, \mu_i \in \text{Ac}_\tau \cup \mathbb{R}$ ,  $a, a_i \in \text{Ac} \cup \mathbb{R}$ ,  $\rho \in \text{RT}(\text{Ac}_\tau)$  and  $\sigma \in \text{RT}(\text{Ac})$ , we have:

- General transitions:
  - $s \xrightarrow{\mu} s' \stackrel{Def}{=} (s, \mu, s') \in T_d \cup T_t$ ;
  - $s \xrightarrow{\mu} s' \stackrel{Def}{=} \exists s' : s \xrightarrow{\mu} s'$ ;
  - $s \not\xrightarrow{\mu} s' \stackrel{Def}{=} \nexists s' : s \xrightarrow{\mu} s'$ ;
  - $s \xrightarrow{\mu_1 \dots \mu_n} s' \stackrel{Def}{=} \exists s_1, \dots, s_{n+1} : s = s_1 \xrightarrow{\mu_1} s_2 \xrightarrow{\mu_2} \dots \xrightarrow{\mu_n} s_{n+1} = s'$ ;
  - $s \xrightarrow{\rho} s' \stackrel{Def}{=} \exists s' : s \xrightarrow{\rho} s'$ ;
  - $s \not\xrightarrow{\rho} s' \stackrel{Def}{=} \nexists s' : s \xrightarrow{\rho} s'$ .
- Observable transitions:
  - $s \xrightarrow{\epsilon} s' \stackrel{Def}{=} s = s' \text{ or } s \xrightarrow{\tau \dots \tau} s'$ ;
  - $s \xrightarrow{a} s' \stackrel{Def}{=} \exists s_1, s_2 : s \xrightarrow{\epsilon} s_1 \xrightarrow{a} s_2 \xrightarrow{\epsilon} s'$ ;
  - $s \not\xrightarrow{a} s' \stackrel{Def}{=} \nexists s' : s \xrightarrow{a} s'$ ;
  - $s \xrightarrow{a_1 \dots a_n} s' \stackrel{Def}{=} \exists s_1, \dots, s_{n+1} : s = s_1 \xrightarrow{a_1} s_2 \xrightarrow{a_2} \dots \xrightarrow{a_n} s_{n+1} = s'$ ;
  - $s \xrightarrow{\sigma} s' \stackrel{Def}{=} \exists s' : s \xrightarrow{\sigma} s'$ ;
  - $s \not\xrightarrow{\sigma} s' \stackrel{Def}{=} \nexists s' : s \xrightarrow{\sigma} s'$ .

A sequence of the form  $s_0 \xrightarrow{\mu_1} s \xrightarrow{\mu_2} \dots \xrightarrow{\mu_n} s'$  is called a *run* and a sequence of the form  $s_0 \xrightarrow{a_1} s \xrightarrow{a_2} \dots \xrightarrow{a_n} s'$  an *observable run*.

### 3.2 Extended Timed Automata

We use timed automata [5] with deadlines to model urgency [4]. An *extended timed automaton* over  $\text{Ac}$  is a tuple  $A = (Q, q_0, X, l, \text{Ac}, \text{E})$ , where:

- $Q$  is a finite set of *locations*;
- $q_0 \in Q$  is the initial location;
- $X$  is a finite set of *clocks*;
- $l$  is a finite set of integer variables;
- $\text{E}$  is a finite set of *edges*.

Each edge is a tuple  $(q, q', \psi, r, inc, dec, d, a)$ , where:


- $q, q' \in Q$  are the source and destination locations;
- $\psi$  is the *guard*, a conjunction of constraints of the form  $x \# c$ , where  $x \in X \cup l$ ,  $c$  is an integer constant and  $\# \in \{<, \leq, =, \geq, >\}$ ;
- $r \subseteq X \cup l$  is the set of clocks and integer variables that are *reset* to zero;
- $inc \subseteq l$  is the set of integer variables (disjoint from  $r$ ) that are *incremented* by one;
- $dec \subseteq l$  is the set of integer variables (disjoint from  $r$  and  $inc$ ) that are *decremented* by one;
- $d \in \{\text{lazy}, \text{delayable}, \text{eager}\}$  is the *deadline*;
- $a \in \text{Ac}$  is the action.

An example of an extended timed automaton  $A = (Q, q_0, X, l, \text{Ac}, \text{E})$  over the set of actions  $\text{Ac} = \{a, b, c, d\}$  is given in Figure 1 where :

- $Q = \{q_0, q_1, q_2, q_3\}$  is the set of locations;
- $q_0$  is the initial location;
- $X = \{x\}$  is the finite set of clocks;
- $I = \{i\}$  is the finite set of integer variables;
- $E$  is the set of edges drawn in the Figure.

The figure uses the following notation:

- “ $x := 0$ ” means resetting the clock  $x$  to 0;
- “ $i := 0$ ” means resetting the integer variable  $i$  to 0;
- “ $i ++$ ” means incrementing  $i$  by 1; <sup>4</sup>
- “ $i --$ ” means decrementing  $i$  by 1. <sup>5</sup>



**Fig. 1.** An example of an extended timed automaton.

An extended timed automaton  $A$  defines an infinite TLTS which is denoted  $L_A$ . Its states are pairs  $s = (q, v_X, v_I)$ , where  $q \in Q$ ,  $v_X : X \rightarrow \mathbb{R}$  is a *clock valuation* and  $v_I : I \rightarrow \mathbb{N}$  is an *integer variable valuation*.  $\mathbf{0}_X$  is the valuation assigning 0 to every clock of  $A$ .  $\mathbf{0}_I$  is the valuation assigning 0 to every integer variable of  $A$ .  $S_A$  is the set of all states and  $s_0^A = (q_0, \mathbf{0}_X, \mathbf{0}_I)$  is the initial state.

- *Discrete transitions* are of the form

$$(q, v_X, v_I) \xrightarrow{a} (q', v'_X, v'_I)$$

where  $a \in \text{Ac}$  and there is an edge

$$(q, q', \psi, r, \text{inc}, \text{dec}, d, a)$$

<sup>4</sup> We can also use the usual notation “ $i := i + 1$ ” instead.

<sup>5</sup> We can also use the usual notation “ $i := i - 1$ ” instead.

such that  $(v_X, v_1)$  satisfies  $\psi$  and  $(v'_X, v'_1)$  is obtained by:

- resetting to zero all clocks and integer variables in  $r$ ;
- incrementing integer variables in  $inc$  by one;
- decrementing variables in  $dec$  by one;
- leaving all other variables unchanged.

- *Timed transitions* are of the form

$$(q, v_X, v_1) \xrightarrow{t} (q, v_X + t, v_1)$$

where  $t \in \mathbb{R}, t > 0$  and there is no edge

$$(q, q'', \psi, r, inc, dec, d, a)$$

such that:

- either  $d = \text{delayable}$  and there exist  $0 \leq t_1 < t_2 \leq t$  such that  $(v_X + t_1, v_1) \models \psi$  and  $(v_X + t_2, v_1) \not\models \psi$ ;
- or  $d = \text{eager}$  and  $(v_X, v_1) \models \psi$ .

Lazy edges do not impact the semantics. They denote that an edge is neither delayable, nor eager. More precisely, lazy edges cannot block time progress, whereas delayable and eager edges can. We do not allow **delayable** edges with guards of the form  $x < c$  since there is no *latest* time when the guard is still true. Similarly, we do not allow **eager** edges with guards of the form  $x > c$  since there is no *earliest* time when the guard becomes true. A state  $s \in S_A$  is *reachable* if there exists  $\rho \in \text{RT}(\text{Ac})$  such that  $s_0^A \xrightarrow{\rho} s$ . The set of reachable states of  $A$  is denoted  $\text{Reach}(A)$ .

### 3.3 Extended Timed Automata with Inputs and Outputs

An *extended timed automaton with inputs and outputs* (ETAIO) is an extended timed automaton over the partitioned set of actions

$$\text{Ac}_\tau = \text{Ac}_{\text{in}} \cup \text{Ac}_{\text{out}} \cup \{\tau\}.$$

For clarity, we will explicitly include inputs and outputs in the definition of an ETAIO  $A$  and write

$$(Q, q_0, X, l, \text{Ac}_{\text{in}}, \text{Ac}_{\text{out}}, E)$$

instead of

$$(Q, q_0, X, l, \text{Ac}_\tau, E).$$

An ETAIO is called *observable* if none of its edges is labelled by  $\tau$ .

Given a set of inputs  $\text{Ac}' \subseteq \text{Ac}_{\text{in}}$ , an ETAIO  $A$  is called *input-enabled* with respect to  $\text{Ac}'$  if it can accept any input in  $\text{Ac}'$  at any state:

$$\forall s \in \text{Reach}(A). \forall a \in \text{Ac}' : s \xrightarrow{a}.$$

It is simply said to be input-enabled when  $\text{Ac}' = \text{Ac}_{\text{in}}$ .  $A$  is called *lazy-input* with respect to  $\text{Ac}'$  if the deadlines on all the transitions labelled with input actions in  $\text{Ac}'$  are *lazy*. It is called *lazy-input* if it is *lazy-input* with respect to  $\text{Ac}_{\text{in}}$ . Note that input-enabled does not imply *lazy-input* in general.

$A$  is called *deterministic* if

$$\forall s, s', s'' \in \text{Reach}(A). \forall a \in \text{Ac}_\tau : \\ s \xrightarrow{a} s' \wedge s \xrightarrow{a} s'' \Rightarrow s' = s''.$$

$A$  is called *non-blocking* if

$$\forall s \in \text{Reach}(A). \forall t \in \mathbb{R}. \exists \rho \in \text{RT}(\text{Ac}_{\text{out}} \cup \{\tau\}) : \\ \text{duration}(\rho) = t \wedge s \xrightarrow{\rho}.$$

This condition guarantees that  $A$  will not block time in any environment.

The set of *timed traces* of an ETAIO  $A$  is defined to be

$$\text{TTr}(A) = \{\rho \mid \rho \in \text{RT}(\text{Ac}_\tau) \wedge s_0^A \xrightarrow{\rho}\}.$$

The set of *observable timed traces* of  $A$  is defined to be

$$\text{OTTr}(A) = \{\text{P}_{\text{Ac}}(\rho) \mid \rho \in \text{RT}(\text{Ac}_\tau) \wedge s_0^A \xrightarrow{\rho}\}.$$

The TLTS defined by an ETAIO is called a *timed input-output LTS* (TIO LTS). From now on, unless otherwise stated, all the considered ETAIO are defined with respect to the same sets  $\text{Ac}_{\text{in}}$  and  $\text{Ac}_{\text{out}}$  and unobservable action  $\tau$ . As for ETAIO, a given TIO LTS  $L$  is denoted

$$(S, s_0, \text{Ac}_{\text{in}}, \text{Ac}_{\text{out}}, T_d, T_t)$$

instead of

$$(S, s_0, \text{Ac}_\tau, T_d, T_t).$$

The two operators  $\text{TTr}(\cdot)$  and  $\text{OTTr}(\cdot)$  are extended in a natural way to the case of TIO LTS.

### 3.4 Parallel Composition of ETAIO with Shared Integer Variables

Let  $n$  be a non-negative integer such that  $n \geq 2$ . We consider  $n$  ETAIO  $(A_i)_{1 \leq i \leq n}$  where

$$A_i = (Q^i, q_0^i, X^i, I, \text{Ac}_{\text{in}}^i, \text{Ac}_{\text{out}}^i, E^i).$$

That is the set of integer variables  $I$  is shared between all the considered ETAIO  $(A_i)_{1 \leq i \leq n}$  while no other element from  $Q^i$ ,  $X^i$ ,  $\text{Ac}_{\text{in}}^i$  and  $\text{Ac}_{\text{out}}^i$  is shared with the other ETAIO  $(A_j)_{j \neq i}$ . The TIO LTS

$$L^P = (S^P, s_0^P, \text{Ac}_{\text{in}}^P, \text{Ac}_{\text{out}}^P, T_d^P, T_t^P)$$

generated by the parallel product of the ETAIO

$$(A_i)_{1 \leq i \leq n}$$

is defined as follows

$$s_0^P = ((q_0^1, \dots, q_0^n), (\mathbf{0}_{X^0}, \dots, \mathbf{0}_{X^n}), \mathbf{0}_I)$$

$$\text{Ac}_{\text{in}}^P = \bigcup_{1 \leq i \leq n} \text{Ac}_{\text{in}}^i, \text{Ac}_{\text{out}}^P = \bigcup_{1 \leq i \leq n} \text{Ac}_{\text{out}}^i$$

and  $S^P$ ,  $T_d^P$  and  $T_t^P$  are the smallest sets such that

- $s_0^P \in S^P$ ;
- For  $s^P = ((q^1, \dots, q^n), (v_{X^0}, \dots, v_{X^n}), v_I) \in S^P$  and  $\delta \in \mathbb{R}$ :

$$\forall 1 \leq i \leq n : (q_i, v_{X^i}, v_I) \xrightarrow{\delta} (q_i, v_{X^i} + \delta, v_I) \in T_t^i$$

$$\Rightarrow s'^P = ((q^1, \dots, q^n), (v_{X^0} + \delta, \dots, v_{X^n} + \delta), v_I) \in S^P$$

and

$$s^P \xrightarrow{\delta} s'^P \in T_t \tag{1}$$

- For  $s^P = ((q^1, \dots, q^n), (v_{X^0}, \dots, v_{X^n}), v_I) \in S^P$ ,  $1 \leq i \leq n$  and  $a_i \in \text{Ac}_{\tau}^i$ :<sup>6</sup>

$$(q_i, v_{X^i}, v_I) \xrightarrow{a_i} (q'_i, v'_{X^i}, v'_I) \in T_d^i$$

$$\Rightarrow s'^P = (q'^p, v'_X, v'_I) \in S^P \quad \wedge \quad s^P \xrightarrow{a_i} s'^P \in T_d$$

where

$$q'^p = (q^1, \dots, q^{i-1}, q'^i, q^{i+1}, \dots, q^n)$$

and

$$v'_X = (v_{X^0}, \dots, v_{X^{i-1}}, v'_{X^i}, v_{X^{i+1}}, \dots, v_{X^n}) \tag{2}$$

It is worth noticing here that it is possible to define the parallel composition of  $n$  copies  $(A_i)_{1 \leq i \leq n}$  of the same ETAIO  $A$ . In this case we assume it is possible to distinguish the sets of inputs and outputs of the different instances, such as particular identifier corresponds to each instance. Obviously, the  $n$  instances share the set of integer variables of the ETAIO  $A$ . The obtained TIOLTS is denoted  $L_n^P$ .

---


<sup>6</sup>  $\text{Ac}_{\tau}^i = \text{Ac}_{\text{in}}^i \cup \text{Ac}_{\text{out}}^i \cup \{\tau\}$



### 3.5 Modelling Issues

In this section we illustrate some methodological aspects of our framework. First we explain how it is possible to combine both functional and load aspects within the same model. For instance in Figure 2 the response time to produce the output action  $b$  with respect to the input action  $a$  depends on the number of concurrent instances of the considered system under test as follows:


- output  $b$  is generated within at most 1 time unit if the number of concurrent instances is smaller or equal to 100;
- output  $b$  is generated within at most 2 time units if the number of concurrent instances is between 101 and 1000;
- output  $b$  is generated within at most 3 time units if the number of concurrent instances is greater or equal to 1001;



**Fig. 2.** An example showing how the time response of the SUT may depend on the number of concurrent instances.

In Figure 3 we show how to model the fact that the SUT may even produce different output actions with respect to the same input action depending on the current number of concurrent instances of the considered system. The SUT may produce either  $b$ ,  $c$  or  $d$ . On the first hand, output  $a$  may be seen as the normal output generated by the SUT when the load is smaller or equal to 100. On the other hand, output  $b$  may correspond to the situation where the SUT still produces the same desired output action. However this time the output action is mixed with a warning message to inform the user that the system is starting entering a critical area (load between 101 and 1000). Finally output  $c$  may correspond to the production of an error message meaning that the SUT

is no longer able to produce the desired output action since the load is too high (greater or equal to 1001).



**Fig. 3.** An example where the SUT produces different output actions depending on the current load.

In Figure 4 we consider a more sophisticated situation where the SUT can produce complete different behaviours depending on the current load. Three distinct behaviours are possible according to the figure. Behaviour 1 can be considered as the nominal behaviour as in the previous example. The two other behaviours may correspond to the situation where the SUT is trying to find a suitable way to deal with the increase of the current number of concurrent instances and to improve the quality of the service. For instance a possible solution may consist in allocating additional resources to overcome the current critical situation.


## 4 Testing Framework

In this section, we are going to define a new extended timed input output conformance relation *etioco*. Then, we propose a new approach for deriving analog-clock tests from the SUT specification. Finally, we discuss both test execution and correctness requirements.

### 4.1 Conformance Relation

In order to formally define the conformance relation, we define a number of operators. Given a TIOLTS

$$L = (S^L, s_0^L, Ac_{in}^L, Ac_{out}^L, T_d^L, T_t^L)$$



**Fig. 4.** An example where the SUT adopts different sophisticated behaviours depending on the current load.

and a timed trace

$$\sigma \in \text{RT}(\text{Ac}^L)$$

$L$  after  $\sigma$  is the set of all states of  $L$  that can be reached by some timed sequence  $\rho$  whose projection to observable actions is  $\sigma$ . Formally:

$$L \text{ after } \sigma =$$

$$\{s \in S^L \mid \exists \rho \in \text{RT}(\text{Ac}_\tau^L) : s_0^L \xrightarrow{\rho} s \wedge \text{P}_{\text{Ac}}(\rho) = \sigma\}.$$

Given state  $s \in S^L$ ,  $\text{elapse}(s)$  is the set of all delays which can elapse from  $s$  without  $L$  making any observable action. Formally:

$$\text{elapse}(s) =$$

$$\{t > 0 \mid \exists \rho \in \text{RT}(\{\tau\}) : \text{duration}(\rho) = t \wedge s \xrightarrow{\rho}\}.$$

Given state  $s \in S^L$ ,  $\text{out}(s)$  is the set of all observable “events” (outputs or the passage of time) that can occur when the system is at state  $s$ . The definition naturally extends to a set of states  $S$ . Formally:

$$\text{out}(s) = \{a \in \text{Ac}_{\text{out}}^L \mid s \xrightarrow{a}\} \cup \text{elapse}(s)$$

and

$$\text{out}(S) = \bigcup_{s \in S} \text{out}(s).$$

The specification of the system to be tested is given as a non-blocking ETAIO  $A_S$  while the implementation can be modelled as a non-blocking, input-enabled

ETAIO  $A_I$ .<sup>7</sup> For  $n \geq 1$ , let  $L_{S,n}^P$  (resp.,  $L_{I,n}^P$ ) be the parallel composition of  $n$  copies of  $A_S$  (resp.,  $A_I$ ).

Input-enabledness is required so that the implementation can accept inputs from the tester at any state.

The *extended timed input-output conformance relation*, denoted *etioco*, is an extension of our previous conformance relation *tioco* [4, 6]. The new relation *etioco* is defined as

$$A_I \text{ etioco } A_S$$

$$\text{iff } \forall n \geq 1 \wedge \sigma \in \text{OTTr}(L_{S,n}^P) :$$

$$\text{out}(L_{I,n}^P \text{ after } \sigma) \subseteq \text{out}(L_{S,n}^P \text{ after } \sigma).$$

The relation states that an implementation  $A_I$  conforms to a specification  $A_S$  iff for any number of copies  $n$  of  $A_S$  and any observable behaviour  $\sigma$  of  $L_{S,n}^P$ , the set of observable outputs of  $L_{I,n}^P$  after any behaviour “matching”  $\sigma$  must be a subset of the set of possible observable outputs of  $L_{S,n}^P$ .

Notice that observable outputs are not only observable output actions but also time delays. Also notice that in case we consider only  $n = 1$ , the definitions of *etioco* and *tioco* become the same.

## 4.2 Analog-Clock Tests

A test (or *test case*) is an experiment performed on the implementation by an agent (the *tester*). There are different types of tests, depending on the capabilities of the tester to observe and react to events. In general, one may consider either *Analog-clock* or *Digital-clock* tests [7]. In this work, we consider only analog-clock tests. The latter can measure precisely the delay between two observed actions and can emit an input at any point in time.

It should be noted that we consider *adaptive* tests (following the terminology of [8]), where the action the tester takes depends on the observation history.

For  $n \geq 1$ , let  $\text{Ac}^n$  (resp.,  $\text{Ac}_{\text{in}}^n$ ) denote the union of all observable actions (resp., all input actions) of  $n$  copies of the specification  $A_S$ . An analog-clock test for  $n$  parallel executions of  $A_S$  is a total function

$$T_n : \text{RT}(\text{Ac}^n) \rightarrow \text{Ac}_{\text{in}}^n \cup \{\text{Wait}, \text{Pass}, \text{Fail}\}.$$

$T_n(\rho)$  specifies the action the tester must take once it observes  $\rho$ :

- If  $T_n(\rho) = a \in \text{Ac}_{\text{in}}^n$  then the tester emits input  $a$ .
- If  $T_n(\rho) = \text{Wait}$  then the tester waits (lets time elapse).
- If  $T_n(\rho) \in \{\text{Pass}, \text{Fail}\}$  then the tester produces a verdict (and stops).

<sup>7</sup>  $A_I$  may be unknown. We assume it simply exists.

### 4.3 Test Execution and Correctness Requirements

The execution of the test  $T_n$  on the implementation  $A_I$  can be defined as the *parallel composition* of the TIOLTS defined by  $T_n$  and  $L_{I,n}^P$  the TIOLTS corresponding to  $n$  copies of  $A_I$ , with the usual *synchronization* rules for transitions carrying the same label. We will denote the product TIOLTS by  $L_{I,n}^P \parallel T_n$ . The execution of the test reaches a pass/fail verdict after bounded time.

Formally, we say that  $A_I$  *passes* the test, denoted  $A_I$  **passes**  $T_n$ , if state Fail is not reachable in the product  $L_{I,n}^P \parallel T_n$ . We say that an implementation passes (resp. fails) a set of tests (or *test suite*)  $\mathcal{T}$  if it passes all tests (resp. fails at least one test) in  $\mathcal{T}$ .

We say that an analog-clock test suite  $\mathcal{T}$  is *sound with respect to*  $A_S$  if


$$\forall A_I : A_I \text{ etioco } A_S \Rightarrow A_I \text{ passes } \mathcal{T}.$$

We say that  $\mathcal{T}$  is *complete with respect to*  $A_S$  if

$$\forall A_I : A_I \text{ passes } \mathcal{T} \Rightarrow A_I \text{ etioco } A_S.$$

## 5 Test Generation

We adapt the untimed test generation algorithm of [3]. Roughly speaking, the algorithm builds a test in the form of a tree. A node in the tree is a set of states  $S$  of the specification and represents the “knowledge” of the tester at the current test state. The algorithm extends the test by adding successors to a leaf node, as illustrated in Figure 5.



**Fig. 5.** Generic test-generation scheme.

For all *illegal* outputs  $a_i$  (outputs which cannot occur from any state in  $S$ ) the test leads to Fail. For each legal output  $b_i$ , the test proceeds to node  $S_i$ , which is the set of states the specification can be in after emitting  $b_i$  (and possibly performing unobservable actions). If there exists an input  $c$  which can be accepted by the specification at some state in  $S$ , then the test may decide to

---

```

1   $S \leftarrow \text{tsucc}(\{s_{n,0}^P\}, 0);$ 
2  while(true)
3     $x \leftarrow 0;$  /*  $x$  is a clock measuring elapsing time */
4    await(output  $b$  is received at  $x < T$  or  $x = T$ )
5    if( $b$  received at  $x$ )
6       $S \leftarrow \text{dsucc}(\text{tsucc}(S, x), b);$ 
7    else
8       $S \leftarrow \text{tsucc}(S, T);$ 
9    endif;
10   if( $S = \emptyset$ )
11     announce Fail;
12     exit;
13   endif;
14   if( $\text{valid\_inputs}(S) \neq \emptyset$ )
15      $i \leftarrow \text{pick}(\{0, 1\});$  /* 0 to send an input */
16                               /* and 1 to continue observation */
17   endif;
18   if( $i = 0$ )
19      $a \leftarrow \text{pick}(\text{valid\_inputs}(S));$ 
20      $S \leftarrow \text{dsucc}(S, a);$ 
21   endif;
22 endwhile;
```

---

Algorithm 1: On-the-fly analog-clock test generation.

emit this input (dashed arrow from  $S$  to  $S'$ ). At any node, the algorithm may decide to stop the test and label this node as **Pass**.

Analog-clock tests cannot be directly represented as a finite tree, because there is an a-priori infinite set of possible observable delays at a given node. To remedy this, we use the idea of [9]. We represent an analog-clock test as an *algorithm*. The latter essentially performs subset construction on the specification automaton, during the execution of the test. Thus, our analog-clock testing method can be classified as on-the-fly or *on-line*, meaning that the test is generated at the same time it is executed. More precisely, the tester will maintain a set of states  $S$  of the TIOLTS  $L_{S,n}^P$ .  $S$  will be updated every time an action is observed or some time delay elapses. Since the time delay is not known a-priori, it must be an input to the update function. We define the following operators:

$$\text{dsucc}(S, a) = \{s' \mid \exists s \in S : s \xrightarrow{a} s'\}$$

$$\text{tsucc}(S, t) =$$

$$\{s' \mid \exists s \in S . \exists \rho \in \text{RT}(\{\tau\}) : \text{duration}(\rho) = t \wedge s \xrightarrow{\rho} s'\}$$

where  $a \in \text{Ac}^n$  and  $t \in \mathbb{R}$ .  $\text{dsucc}(S, a)$  contains all states which can be reached by some state in  $S$  performing action  $a$ .  $\text{tsucc}(S, t)$  contains all states which can

be reached by some state in  $S$  via a sequence  $\rho$  which contains no observable actions and takes exactly  $t$  time units.

The test operates as follows. It starts at state

$$S_0 = \text{tsucc}(\{s_{n,0}^P\}, 0)$$

where  $s_{n,0}^P$  is the initial state of  $L_{S,n}^P$ . Given current state  $S$ :

- if output  $a$  is received  $t$  time units after entering  $S$ , then  $S$  is updated to  $\text{dsucc}(\text{tsucc}(S, t), a)$ .
- If ever the set  $S$  becomes empty, the test announces Fail.
- At any point, for an input  $b$ , if  $\text{dsucc}(S, b) \neq \emptyset$ , the test may decide to emit  $b$  and update its state accordingly.

On-line analog-clock test generation is performed by Algorithm 1. The algorithm keeps running as long as no non-conformance is detected. At any time the tester can stop testing and declare Pass. The algorithm uses the following notation. Given a nonempty set  $X$ ,  $\text{pick}(X)$  chooses randomly an element in  $X$ . Given a set of states  $S$ ,  $\text{valid\_inputs}(S)$  is defined as the set of valid inputs at  $S$ , that is:

$$\begin{aligned} \text{valid\_inputs}(S) = \\ \{a \in \text{Ac}_{\text{in}}^n \mid \text{dsucc}(\text{tsucc}(S, 0), a) \neq \emptyset\}. \end{aligned}$$

Following the same methodology as in our previous work [4] we can prove that the proposed test generation algorithm is both sound and complete.

## 6 Illustrative Example: the Round-Robin Algorithm


Considering the scalability of load balancing based architectures, it is increasingly necessary to develop appropriate quality assurance methodologies and techniques, of which Testing is widely adopted and used one. In this context, we proposed in [10] a distributed platform for on-line checking of the conformance between the real functioning of a given load balancer and its specified requirements. Our solution is based on Timed Automata as model for testing supported load balancing algorithms. We also developed a prototype tool support, LBACT, which is implemented for quality assurance of load balancing based architectures.

For simplicity and due to restrictions on page number, we present in this section the modelling of the round-robin load balancing algorithm, where properties are supposed to be available only for the case in which two servers are clustered. Adding more servers would require a different model for the corresponding algorithm. However, we highlight that the basic ideas are the same as for considering two clustered servers.

In fact, when a load balancer is configured to use the round-robin method, it rotates incoming requests around the servers that it manages. Figure 6 describes this principle. Actually, a node in the cluster is modelled by a state. LB, host2 and host3 represent the load balancer and two servers. To simplify, we

designed host2 and host3 by the following respective values 1 and 2. Indeed, the load balancer should assign a request to a server conforming to the following conditions:

- The identifier of the current instance ( $i$ ) is less than the number of total requests ( $\text{nb\_req}$ ), which corresponds to test instances number.
- The execution of the instance of number ( $i$ ) is completed by a server which is different from the server that treated the previous instance ( $i-1$ ). This condition is checked by the function  $\text{verif}(\text{currentserver})$  which return type is Boolean.



**Fig. 6.** Specification of the round-robin algorithm.

We underline that, according to Figure 6, the top and bottom transitions are enabled when a new request has arrived (by virtue of  $\text{nb\_req}$  being externally incremented), so the internal counter ( $i$ ) is less than  $\text{nb\_req}$ , enabling the transition firing. Furthermore, in order to ensure that the tester does not remain in an infinite wait of a sent request from the load balancer to a server, we considered a temporal constraint on network timeout. To model this constraint, we define a clock  $x$  which value does not exceed, for example, 100 milliseconds ( $\text{tmax}$ ) as shown in Figure 6. Thus, the proposed model is characterized by:

- $\text{send\_s}i!$ , where  $i$  belongs to  $\{1, 2\}$ , represents a synchronization message.
- $\text{seq}[]$  is an array which size is equal to the total number of handled requests by the load balancer. The value of an element  $\text{seq}[i]$  determines the server that treats the instance of number ( $i$ ).
- A transition between a server and the load balancer is of type *update*. In fact, it allows incrementing the value of the current instance and the initialization of the clock value to 0.

## 7 Conclusion and Perspectives

In this work, we proposed a new formal model-based framework to combine functional and load tests. Our solution is based on the model of extended timed au-



tomata with inputs/outputs and shared integer variables. The latter allows high expressiveness for concurrent systems since it guarantees partial-observability and parallel composition. In addition, we defined the new extended timed input output conformance relation *etioco* which allows to compare a given implementation with respect to its specification in our new framework. We also provided a new technique for deriving analog-clock tests from the specification of the SUT. An important contribution in this work is to use a rich formalism to model multi-user systems and to combine functional and load tests, which constitutes an important testing area that is usually misunderstood or omitted.

Many extensions are possible for this work. First, we need selection techniques based on coverage criteria in order to guide test generation and to reduce the number of generated tests. Second, we can adapt our approach to consider digital-clocks since they allow to take into account time imprecision. We may also combine off-line and on-line testing within the same testing architecture aiming to better balance the space/time trade-off. As a future work direction, we are intending to implement our testing methodology in the context of distributed concurrent software architectures.

## References

1. Z. M. Jiang, A. E. Hassan, G. Hamann, and P. Flora. Automatic identification of load testing problems. In *Proceedings of ICSM'08*, pages 307–316, Beijing, China, September 28 - October 4 2008. IEEE.
2. A. J. Maâlej, M. Krichen, and M. Jmaïel. A comparative evaluation of state-of-the-art load and stress testing approaches. *International Journal of Computer Applications in Technology (IJCAT)*, 51(4):283–293, 2015.
3. J. Tretmans. Testing concurrent systems: A formal approach. In *CONCUR'99*, volume 1664 of *LNCS*. Springer, 1999.
4. M. Krichen and S. Tripakis. Conformance testing for real-time systems. *Formal Methods in System Design*, 34(3):238–304, 2009.
5. R. Alur and D. Dill. A theory of timed automata. *Theoretical Computer Science*, 126:183–235, 1994.
6. M. Krichen and S. Tripakis. Black-box conformance testing for real-time systems. In *Proceedings of SPIN'04*, volume 2989 of *LNCS*. Springer, 2004.
7. T. Henzinger, Z. Manna, and A. Pnueli. What good are digital clocks? In *Proceedings of ICALP'92*, volume 623 of *LNCS*. Springer, 1992.
8. D. Lee and M. Yannakakis. Principles and methods of testing finite state machines - A survey. *Proceedings of the IEEE*, 84:1090–1126, 1996.
9. S. Tripakis. Fault diagnosis for timed automata. In *Formal Techniques in Real Time and Fault Tolerant Systems (FTRTFT'02)*, volume 2469 of *LNCS*. Springer, 2002.
10. A. J. Maâlej, Z. B. Makhoul, M. Krichen, and M. Jmaïel. Conformance testing for quality assurance of clustering architectures. In *Proceedings of the 2nd International QASBA'13 Workshop, in conjunction with ISSA'13*, pages 9–16, Lugano, Switzerland, July 15 2013. ACM.