

Comparative Analysis of Multiplications Technique Using Vedic Mathematics

Mandeep Singh¹, Tarun Chaudhary² and Balwinder Raj³

^{1,2} National Institute of Technology Jalandhar, Jalandhar, Punjab, India

³ National Institute of Technical Teachers Training and Research, Chandigarh, India

Abstract

Vedic mathematics influenced from the ancient arithmetic system of the Vedas makes the regular mathematical calculation at more ease as it can be done by mental approaches. In This paper we are going to presents the concepts and theories behind the Urdhva Tiryagbhyam and Nikhilam Sutra. In this paper, the designs of 4 X4 bits Urdhva Tiryagbhyam, Nikhilam Sutra on kit Spartan 3 XC3S50-5-PQ- 208 have been used. The calculated delay regarding computation for 4X4 Urdhva Tiryagbhyam was 14.14 ns and power is 20.60 mw for Nikhilam Sutra the calculated computational delay is 16.16 ns and total power consumption is 24.60 mw.

Keywords

Vedic mathematics, algorithm, UT, MAC, CIAF, DSP, FFT

1. Introduction

The experience of the Multiply and Accumulate (MAC) is the basis for multiplication and in-house products at some of the common computationally intensive Counting Functions (CIAF), which have been used and are currently being used by a lot of Digital signal Processing (DSP) applications, that is, of course, the secret of correspondence, filtration, and industrial applications, in its arithmetic and logic unit, the fast Fourier transform (FFT). This is a must-have for a fast multiplier, since the multiplication is dominated by the time to perform the majority of the DSP algorithms. In order for a certain period of time, the SOUND team, chips, multiplication time is still the most important factor. As a result of the use of the software and processing software, the need for high-speed processing has been increasing. The application of the same type are to be achieved on the basis of the high pass rate of the aerometric activity. One of the significant arithmetic operations such as multiplication and progress, and the rapid multiplication systems has been an area of interest in the last few decades. Many of the programs in order to reduce the delay and power consumption are very essential requirements. In a digital circuit design, as it is most commonly used ingredients is the digital opinion leaders. They are used to carry out a transaction, such as they are, is the fastest, most reliable, and most efficient components. Today, many of the algorithms of features, multiplication, and each one offers different benefits and trade-offs in terms of energy, speed, circuit complexity, and in the field. The most important components in many digital signal processors (DSP), it is called a digital multiplier, and the rate of their multipliers is determined by the speed of the DSP. The matrix multiplication algorithm and a Box, the multiplication algorithms are two of the most commonly used property of multiplication algorithms, which are used in the field of digital computer hardware. For the moment, to carry out the calculations with the use of the array multiplier is relatively small, since these are calculated, regardless of their parallel ones. The amount of time that it takes to multiply by

International Conference on Emerging Technologies: AI, IoT, and CPS for Science & Technology Applications, September 06–07, 2021, NITTTR Chandigarh, India

EMAIL: mandeep.moni.singh@gmail.com (A. 1); chaudharyt@nitj.ac.in (A. 2); balwinderraj@gmail.com (A. 3)

ORCID: 0000-0002-4577-2675 (A. 1); 0000-0003-1854-4535 (A. 2); 0000-0002-3065-6313 (A. 3)



©2021 Copyright for this paper by its authors.

Use permitted under Creative Commons License Attribution 4.0 International (CC BY 4.0).

CEUR Workshop Proceedings (CEUR-WS.org)

the front door is visible from the windows of the multiplication of series, which is called the grip. For high-speed multiplication, the use of large booth, chains, and a big one at that, is registered for a certain amount, and the relocation will require an exponential operation. In this article, we are going to discuss about two methods that Nikhilam Sutra Urdhva tiryagbhyam (at output), the binary number system has got itself first applied with the sutras and the system is used for the development of the different digital devices.

1.1 Need for Vedic mathematics

1. It lessens the scratch from finger.
2. It consumes the less time.
3. An influential tool regarding calculation.
4. Solution is presented in a single line.
5. Better work force.

1.2 Applications of multiplier

Multipliers are widely used in

1. For convolutions, factorial calculations.
2. Arithmetic and logic unit in processors
3. For various mathematical operations like rooting, Divisions
4. Floating point units
5. FIR filters
6. Speech synthesis/recognition
7. DSP algorithms such as FFT DFT
8. Math processor
9. In cryptography

2. Vedic multiplication Algorithms


The Vedic multiplier focused in this work is leaned on the formula of Vedic multiplication which are sutras. The sutras find their usage in the decimal number multiplication.

2.1. Urdhva Tiryagbhyam sutra


Urdhva Tiryagbhyam multiplier is actually an algorithm of Vedic mathematics discovered in India during the Vedic era. If we tell about the sutras, it is a formula and related to multiplier mainly “vertical and crosswise”. Here the partial product generated and concluded with the partial product of concurrent addition



STEP 1:- C X F



STEP 2:- B X F + C X E



STEP 3:- B X E

Figure 1: General formula for Vedic multiplications

Example

$$\begin{array}{r}
 46 \\
 \times 43 \\
 \hline
 1978
 \end{array}$$

2.2. Nikhliam sutra

Multiplication for the base 10 numbers are performed by Nikhliam Sutra (e.g.: 97 x 94 or 103 x 105).

Sample (i):- Numbers (2 no) < Base.

$$\begin{array}{r}
 97 \quad 3 \\
 \times 94 \quad 6 \\
 \hline
 9118
 \end{array}$$

Sample (ii):- Numbers (2 no) > Base.

$$\begin{array}{r} 104 \quad 4 \\ X \underline{105} \quad 5 \end{array}$$

$$\underline{10,920}$$

Sample (iii):- One number lower and other one higher than the base.

$$\begin{array}{r} 103 \quad 3 \\ X \underline{98} \quad -2 \\ \underline{10,094} \end{array}$$

3. Simulations and results

The Urdwa Sutra, Nikhliam Sutra can be implementing on the Xilinx 8.1 and family used SPARTAN 3 and device XC3S50E the synthesis report for HDL is shown in Table 1. The output waveform of 4x4 urdhwa sutra is shown in Figure 2. In this case apply data in the form of bits and output is displayed at the end of y (output). The output waveform of 4x4 nikhilam sutra is shown in Figure 3. In this case apply data in the form of bits and output is displayed at the end of y (output).

Table 1
HDL Synthesis Report

Device Spartan 3XC3S50-5-PQ-208	4x4 Urdwa Sutra	4x4 NIKHLIAM SUTRA
Delay	14.14ns	16.16ns
Power consumptions	20.60mw	24.62mw
Number of slices	23 out of 768 (2%)	16 out of 2448 (1%)
Number of inputs LUT	40 out of 1536 (2%)	29 out of 4896 (1%)
Number of bonded IOBs	17 out of 146 (11%)	16 out of 152 (10%)




Figure 2: Waveform for 4 x 4 urdhva sutra




Figure 3: Waveform for Nikhilam sutra

4. Conclusions

The designs of 4 X4 bits Urdhva Tiryagbhyam, Nikhilam Sutra have been implemented on Spartan XC2S50E-5-PQ-208. The computation delay for 4X4 Urdhva Tiryagbhyam was 14.14 ns and power is 20.60 mw. For Nikhilam Sutra the computational delay is 16.16 ns and power consumption is 24.60 mw. So from above results the Urdhva Tiryagbhyam has best sutra because it occupies the less delay and power consumptions.

5. References

1. K. Roy and S. C. Prasad, “Low-Power CMOS VLSI Circuit Design”, John Wiley & Sons, 1999.
2. A. P. Chandrakasan and W. Brodersen, “Minimizing Power Consumption in Digital CMOS Circuits”, Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, 1995.
3. Shamim Akhter “Vhdl implementations of fast nxn multiplier based on Vedic mathematics” IEEE, 2007.
4. Parth Mehta, Dhanashri Gawali “Conventional versus Vedic mathematical method for Hardware implementation of a multiplier” International Conference on Advances in Computing, Control, and Telecommunication Technologies, 2009.
5. M.E.Paramasivam, Dr.R.S.Sabeenian “An Efficient Bit Reduction Binary Multiplication Algorithm using VedicMethods” IEEE, 2010.
6. Asmita Haveliya “A Novel Design for High Speed Multiplier for Digital Signal Processing Applications” International Journal of Technology and Engineering System (IJTES), Vol2 .No1, 2011
7. Manoranjan Pradhan, Rutuparna Panda, Sushanta Kumar Sahu “Speed Comparison of 16x16 Vedic Multipliers” International Journal of Computer Applications (0975 – 8887) Volume 21– No.6, 2011.
8. Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, Anup Dandapat “High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics” Proceeding of the 2011 IEEE Students' Technology Symposium, 2011.
9. Pushpalata Verma, K. K. Mehta “Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool” International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 – 8958, Volume-1, Issue-5, 2011.
10. Mariano Aguirre-Hernandez and Monico Linares-Aranda “CMOS Full-Adders for Energy Efficient Arithmetic Applications” IEEE Transaction on Very Large Scale Integration (VLSI) System, Vol. 19, No. 4, 2011
11. Sang-Mo Kang and Yusuf Leblebici, “CMOS Digital Integrated Circuits”, Tata MCGRAW-

HILL, Third Edition, 2003.

12. V. Jayaparkash, S Vijayakumar, V.S. Kanchana Bhaaskaran, "Evaluation of the Conventional vs. Ancient Computations methodology for energy efficient arithmetic architecture", IEEE, 2011.
13. C Goyal, J S Ubhi and B Raj, "A Low Leakage CNTFET based Inexact Full Adder for Low Power Image Processing Applications", International Journal of Circuit Theory and Applications, Wiley, Volume 47, Issue 9, Pages 1446-1458, September 2019.
14. Sharma, S. K., Raj, B., Khosla, M., "Enhanced Photosensitivity of Highly Spectrum Selective Cylindrical Gate In_{1-x}GaxAs Nanowire MOSFET Photodetector, Modern Physics letter-B, Vol. 33, No. 12, PP. 1950144 (2019).
15. J Singh, B Raj, "Design and Investigation of 7T2M NVSARM with Enhanced Stability and Temperature Impact on Store/Restore Energy", IEEE Transactions on Very Large Scale Integration Systems, Vol. 27, Issue 6, PP. 1322 - 1328 June 2019.
16. A K Bhardwaj, S Gupta, B Raj, Amandeep Singh, "Impact of Double Gate Geometry on the Performance of Carbon Nanotube Field Effect Transistor Structures for Low Power Digital Design", Computational and Theoretical Nanoscience, ASP, Vol. 16, PP. 1813-1820, 2019.
17. C Goyal, J Subhi and B Raj, Low Leakage Zero Ground Noise Nanoscale Full Adder using Source Biasing Technique, "Journal of Nanoelectronics and Optoelectronics", American Scientific Publishers, Vol. 14, PP. 360-370, March 2019.
18. A Singh, M Khosla, B Raj, "Design and Analysis of Dynamically Configurable Electrostatic Doped Carbon Nanotube Tunnel FET", "Microelectronics Journal, Elsevier, Volume 85, Pages 17-24, March 2019.
19. C Goyal, J S Ubhi and B Raj, A reliable leakage reduction technique for approximate full adder with reduced ground bounce noise, Journal of Mathematical Problems in Engineering, Hindawi, Volume 2018, Article ID 3501041, 16 pages, 15 Oct 2018.
20. G Wadhwa, B Raj, "Label Free Detection of Biomolecules using Charge-Plasma-Based Gate Underlap Dielectric Modulated Junctionless TFET" Journal of Electronic Materials (JEMS), Springer, Volume 47, Issue 8, pp 4683-4693, August 2018
21. G Wadhwa, B Raj, "Parametric Variation Analysis of Charge-Plasma-based Dielectric Modulated JLTFET for Biosensor Application" IEEE Sensor Journal, VOL. 18, NO. 15, AUGUST 1, 2018
22. D Yadav, S S Chouhan, S K Vishvakarma and B Raj, "Application Specific Microcontroller Design for IoT based WSN", Sensor Letter, ASP, Vol. 16, PP. 374-385, May 2018
23. G Singh, R. K. Sarin and B Raj, "Fault-Tolerant Design and Analysis of Quantum-Dot Cellular Automata Based Circuits", IEEE/IET Circuits, Devices & Systems, Vol. 12, PP. 638 - 64, 2018)
24. J Singh, B Raj, "Modeling of Mean Barrier Height Levying Various Image Forces of Metal Insulator Metal Structure to Enhance the Performance of Conductive Filament Based Memristor Model", IEEE Nanotechnology, Vol. 17, No. 2, PP. 268-267, March 2018 (SCI).
25. A Jain, S Sharma, B Raj, "Analysis of Triple Metal Surrounding Gate (TM-SG) III-V Nanowire MOSFET for Photosensing Application", Opto-electronics Journal, Elsevier, Volume 26, Issue 2, Pages 141-148, May 2018.
26. N Jain, B Raj, "Parasitic Capacitance and Resistance Model Development and Optimization of Raised Source/Drain SOI FinFET Structure for Analog Circuit Applications, Journal of Nanoelectronics and Optoelectronics, ASP, USA, Vol. 13, PP. 531-539, Apl 2018