# Multi-Valued Logic Digital Circuits for Realizing a Complete Computer Architecture 

Alessandro Simonetta ${ }^{1}$, Maria Cristina Paoletti ${ }^{1}$ and Alessio Venticinque ${ }^{2}$<br>${ }^{1}$ Department of Enterprise Engineering, University of Rome Tor Vergata, Rome, Italy<br>${ }^{2}$ Department of Electrical and Information Engineering, University of Naples Federico II, Napoli, Italy


#### Abstract

The objective of this paper is to lay the foundation for the construction of a computer architecture using entirely multivalue logic (MVL). To achieve this ambitious result, it is necessary to know how to design all the digital components that normally form the basis of a computer's operation. These are combinational circuits dedicated to mathematical computation and sequential circuits in charge of storing information. In the paper, a general methodology is proposed that can be used for the construction of digital circuits capable of working independently of the basis of representation of multivalue logic and the physical quantity used for encoding logical states.


## Keywords

MVL, Multi-valued logic, CPU, Computer architecture, digital circuit, adder look ahead

## 1. Introduction

The subject of multivalue logic as a natural evolution of representation in the binary system is a much debated issue [1], [2]. Although various solutions, including technological ones, have been proposed, but at present there is no calculator capable of operating in multivalued logic [3], [4], [5]. However, with the arrival of memresistors [6] and a multiplicity of multi-state semiconductor components, the scenario is evolving and the theory developed in [7] could find easy application. The theory we are going to describe is based on the extension of Boolean algebra and the binary numbering system toward an $n$-valued (discrete) numbering system [8], [9]. In this paper we will start from the theoretical definition and gradually go on to realize all the digital components that characterize a traditional computer architecture.

## 2. Method

The proposed method use the teory in [10]. Assuming that we have a domain of discrete values $\mathbb{T}=$ $\{0,1, . ., n-1\}$, we can easily show that any function $f$ :

$$
\begin{equation*}
f: \mathbb{T} \times \ldots \times \mathbb{T} \rightarrow \mathbb{T} \tag{1}
\end{equation*}
$$

can be expressed as a linear combination of the input variables:

[^0]\[

$$
\begin{equation*}
f\left(x_{o}, x_{1}, \ldots, x_{p-1}\right)=\sum_{i=0}^{n^{p}-1} k_{i} \cdot \prod_{j=0}^{p-1} S_{c_{j}}(i)\left(x_{j}\right) \tag{2}
\end{equation*}
$$

\]

where:

- $k_{i}$ is the value taken at the i-th position in the combination, with $k_{i} \in \mathbb{T}$;
- $c_{j(i)}$ is the $j$-th digit of the number $i$, represented in base $n$ with $j \in\{0, \ldots, p-1\}$;
- $S_{c_{j}(i)}$ is the value selector $c_{j}(i)$ applied to operand $x_{j}$ with $j \in\{0, \ldots, p-1\}$ e $i \in$ $\left\{0, \ldots, n^{p}-1\right\}$;

Thus, to express any MVL function $f, \mathrm{p}+2$ basis function are sufficient: $p$ selection, addition and multiplication functions.

### 2.1. The selection functions

The selection functions $S_{i}$ with $i \in\{0, \ldots, n-1\}$, that we can call Selectors too, are unary functions. We can define as many selectors as there are symbols in the domain $\mathbb{T}$.

$$
\begin{equation*}
S_{i}: \mathbb{T} \rightarrow \mathbb{B} \tag{3}
\end{equation*}
$$

A selector is able to check whether the value of the operand matches a value in the set $\mathbb{T}$ :

$$
S_{i}(t)=\left\{\begin{array}{l}
1 \text { se } t=i  \tag{4}\\
0 \text { se } t \neq i
\end{array}\right.
$$

with $i, t \in\{0, \ldots, n-1\}$. Using the selection functions, any combination of the input variables can be identified. For example, to check if all variables $x_{0}, \ldots, x_{p-1}$ have
the value $n-1$ except $x_{0}$ which must be equal to 1 , we can use the following function:

$$
\begin{equation*}
\phi=S_{1}\left(x_{0}\right) \cdot S_{p-1}\left(x_{1}\right) \cdot \ldots \cdot S_{p-1}\left(x_{p-1}\right) \tag{5}
\end{equation*}
$$

which returns the value 1 exclusively in the case where the input variables meet the requirement:

$$
\begin{equation*}
\left(x_{0}, \ldots, x_{p-1}\right)=(1, n-1, \ldots, n-1) \tag{6}
\end{equation*}
$$

### 2.2. Sum

Let us consider the summation of equation 2 , we observe that only one term in the summation will be valued at $k_{w}$ corresponding to the coding in base $n$ of $w$. Indeed, all the terms of the summation are null except the one corresponding to the combination identified by the selection functions:

$$
\begin{equation*}
f\left(x_{o}, x_{1}, \ldots, x_{p-1}\right)=k_{w} \tag{7}
\end{equation*}
$$

### 2.3. Multiplication

With reference to the generic term of the summation of the equation 2 , it can be expressed by a function $\phi$ :

$$
\begin{equation*}
\phi: \mathbb{T} \times \mathbb{B} \times \ldots \times \mathbb{B} \rightarrow \mathbb{T} \tag{8}
\end{equation*}
$$

that is equivalent to $\theta$ :

$$
\begin{equation*}
\theta: \mathbb{T} \times \mathbb{B} \rightarrow \mathbb{B} \tag{9}
\end{equation*}
$$

thus:

$$
\begin{equation*}
t \cdot b_{0} \cdot b_{1} \cdot \ldots \cdot b_{p-1}=t \cdot\left(b_{0} \cdot b_{1} \cdot \ldots \cdot b_{p-1}\right)=t \cdot b \tag{10}
\end{equation*}
$$

Indeed, it is sufficient to make a function with two operands: one MVL and the other binary. This function returns as output the value of the multivalue input (if the binary value is unity) or zero in the other case:

$$
\theta(b, t)=\left\{\begin{array}{l}
0 \text { se } b=0  \tag{11}\\
t \text { se } b=1
\end{array}\right.
$$

with $t \in \mathbb{T}$ and $b \in \mathbb{B}$.
Recalling that the logical conjunction operation returns a result that is equivalent to multiplication between bits (the result is one if and only if all the operands are 1 ), we can conclude that it is possible to use the AND operator to compute the value $b$ in the binary domain. At this point it is possible to use that bit to calculate the MVL function $\theta(b, t)$. Without loss of generality and with the purpose of making the paper easier to read, we will use the symbol normally used for multiplication to denote the function $\theta$ conscious of the fact that it is multiplication between values pertaining to different domains $(\mathbb{B} \subseteq \mathbb{T})$.

## 3. MVL digital circuits

In this section, we will see how it is possible to construct all the circuits that form the basis of a traditional computer architecture [11], [12]. Thus, we will start with combinational circuits, those in which the output is a function of the inputs, and then we will consider the smallest memory element, the D Latch. To accomplish this task we will use the same architectural choice made in [10], and supported by studies in [13], thus a logic based on 4 values that coincides with the base-4 numbering system. The four logic values will be represented through the voltage levels as reported in table 1.

Table 1
MVL levels

| Logic level | Interval |  | $V_{\text {ideal }}$ |
| :---: | :---: | :---: | :---: |
|  | $V_{\min } \geq$ | $V_{\max }<$ |  |
| $L_{0}$ | 0 | 1.25 | 0.625 |
| $L_{1}$ | 1.25 | 2.50 | 1.875 |
| $L_{2}$ | 2.50 | 3.75 | 3.125 |
| $L_{3}$ | 2.50 | 5.00 | 4.375 |

We also studied the behavior of the proposed circuits by verifying the limits of the adopted components [14], [15], [16]. In particular, the details for the configuration of the components are the following:

- $A N D$ and $O R$ logic gates:
- $\mathrm{Td}=10 \mathrm{n}$
- $\operatorname{Ref}=0.5$
- Trise $=5 n$
- Tfall $=5$ n
- Vhigh $=5$
- inverted gates:
- $\mathrm{Td}=5 \mathrm{n}$
- $\operatorname{Ref}=0.5$
- Trise $=5 n$
- Tfall $=5 n$
- Vhigh = 5


### 3.1. LTSpice

The electronic circuits that we will describe, were designed and validated using the product LTspice® XVII by Analog Device Corporation [17], distributed on the developer's website. This simulator has a graphical interface to build the schematics and allows the user to test the circuits. The tool also allows new features to be defined and imported as elements in the various schemes. Therefore, we chose to reuse the circuit diagrams proposed in [10] regarding the selectors, multiplexer and half-adder to design new ones.

### 3.2. Combinational Circuits

Table 2
MVL true table: adding single MVL digits

| $A_{i}$ | $B_{i}$ | $C_{i}$ | $S_{i}$ | $C_{i+1}$ | $g_{i}$ | $p_{i}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 2 | 0 | 0 | 0 |
| 0 | 2 | 0 | 2 | 0 | 0 | 0 |
| 0 | 2 | 1 | 3 | 0 | 0 | 0 |
| 0 | 3 | 0 | 3 | 0 | 0 | 0 |
| 0 | 3 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 2 | 0 | 0 | 0 |
| 1 | 1 | 0 | 2 | 0 | 0 | 0 |
| 1 | 1 | 1 | 3 | 0 | 0 | 0 |
| 1 | 2 | 0 | 3 | 0 | 0 | 0 |
| 1 | 2 | 1 | 0 | 1 | 0 | 1 |
| 1 | 3 | 0 | 0 | 1 | 1 | 0 |
| 1 | 3 | 1 | 1 | 1 | 1 | 0 |
| 2 | 0 | 0 | 2 | 0 | 0 | 0 |
| 2 | 0 | 1 | 3 | 0 | 0 | 0 |
| 2 | 1 | 0 | 3 | 0 | 0 | 0 |
| 2 | 1 | 1 | 0 | 1 | 0 | 1 |
| 2 | 2 | 0 | 0 | 1 | 1 | 0 |
| 2 | 2 | 1 | 1 | 1 | 1 | 0 |
| 2 | 3 | 0 | 1 | 1 | 1 | 0 |
| 2 | 3 | 1 | 2 | 1 | 1 | 0 |
| 3 | 0 | 0 | 3 | 0 | 0 | 0 |
| 3 | 0 | 1 | 0 | 1 | 0 | 1 |
| 3 | 1 | 0 | 0 | 1 | 1 | 0 |
| 3 | 1 | 1 | 1 | 1 | 1 | 0 |
| 3 | 2 | 0 | 1 | 1 | 1 | 0 |
| 3 | 2 | 1 | 2 | 1 | 1 | 0 |
| 3 | 3 | 0 | 2 | 1 | 1 | 0 |
| 3 | 3 | 1 | 3 | 1 | 1 | 0 |
| with $A_{i}, B_{i}, S_{i} \in \mathbb{T}$ and $C_{i}, C_{i+1}, g_{i}, p_{i} \in \mathbb{B}$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

MVL look-ahead adder In this section we will study the behavior of the circuit MVL look-ahead adder of 4digit base-4 words. In [7] a half-adder consisting of two inputs and two outputs in base 4 has already been presented, and starting from this circuit the authors design a full-adder in [10]. The most obvious problem with this circuit is the response time, which depends on the propagation delay of the carryover in the various half-adders. The time grows as the number of digits of operands and thus half-adders used to construct the adder increases [18], [19]. Indeed, in a look-ahead adder the carryover is not affected by the delay of circuit elements placed in cascade. Consider two MVL words of length $q$ : $A=\left\{A_{q-1}, \ldots, A_{0}\right\}$ and $B=\left\{B_{q-1}, \ldots, B_{0}\right\}$, if the calculated carryovers are $C=\left\{C_{q}, \ldots, C_{1}\right\}$ and $C_{0}$ is the potential carryover of a previous least significant word, we can calculate the sum word $S=\left\{S_{q}, \ldots, S_{0}\right\}$


Figure 1: Look-ahead full adder single digit detail


Figure 2: Look-ahead full adder blocks scheme
as indicated in table 3.

Table 3
Adding two MVL words of $q$ length

$$
\begin{array}{ccccc}
C_{q} & C_{q-1} & \ldots & C_{0} & \\
& A_{q-1} & \ldots & A_{0} & + \\
& B_{q-1} & \ldots & B_{0} & = \\
\hline S_{q} & S_{q-1} & \ldots & S_{0} &
\end{array}
$$

If by the variables $p_{i}$ and $g_{i}$ we denote the generated and propagated carryover, respectively, we can build the truth table (table 2) related to the sum of two generic


Figure 3: Look-ahead adder with 4 MVL digits

MVL digits. The values of $p_{i}$ and $g_{i}$ are given by the relation 12 for a cirucite in which the signals are in base n.

$$
\begin{align*}
& g_{i}= \begin{cases}0 & \text { if } A_{i}+B_{i} \leq n-1 \\
1 & \text { if } A_{i}+B_{i}>n-1\end{cases}  \tag{12}\\
& p_{i}= \begin{cases}0 & \text { if } A_{i}+B_{i}=n-1 \\
1 & \text { if } A_{i}+B_{i} \neq n-1\end{cases} \tag{13}
\end{align*}
$$

In the same way, in the case of the MVL, we can determine in advance the values of the carryovers $C_{i+1}$ from the variables $g_{i}$ and $p_{i}$. Using the symbols $\sum$ and $\Pi$, for logical disjunction (OR) and logical conjunction (AND), respectively, we can write the equation 14.

$$
\begin{equation*}
C_{i+1}=g_{i}+C_{0} \prod_{j=0}^{i} p_{j}+\sum_{k=0}^{i-1} g_{k} \prod_{j=k+1}^{i} p_{j} \tag{14}
\end{equation*}
$$

However, the values of the carryovers $\left(C_{i+1}\right)$, determined in such a way, are in the binary domain, instead we need the value corresponding to the logical level $L_{1}$ of the table 1. Then a transduction element is needed that, through
a switch driven by a binary signal, can send the value corresponding to $L_{1}$ to the second half-adder. The adder circuit will use two half-adders to calculate $S_{i}=C_{i}+$ $A_{i}+B_{i}$; the variable $g_{i}$ will be calculated from the first half-adder while $p_{i}$ will be calculated using the selection function to understand whether $A_{i}+B_{i}=n-1$ (figure 1). This component will be replicated for each couple of input in order to build a look-ahead adder as in figure 2. In figure 3 a look-ahead adder circuit with 4 MVL digits is made. This circuit can be used to perform MLV word sum with lengths multiple of 4 : for example, we can add up 8 MVL digits by cascading two circuits (figure 4). The behavior of the circuit is verified through a concrete example: suppose we add the value $A=310200023$ with $B=33212131$ and that the carryover $C_{0}$ will be 0 . The expected result is the number $\mathrm{S}=130232220$ as can be easily seen from the calculation shown in the table 4.

Decoder A decoder is a combinational circuit with $r$ inputs and $n^{r}$ outputs. It returns as output the decoded form of a coded word given as input.
Starting with the most basic decoder, which decodes a single digit in the four possible values, we will construct
.tran 270us

| C4 C3 C2 C1 C0 | $0: 0,00-1,25$ | $\mathrm{C} 1=\mathrm{g} 0+\mathrm{p} 0 \mathrm{c} 0$ |
| ---: | :--- | :--- |
| A3 A2 A1 A0 + | $1: 1,25-2,50$ | $\mathrm{C} 2=\mathrm{g} 1+\mathrm{p} 1 \mathrm{~g} 0+\mathrm{p} 1 \mathrm{p} 0 \mathrm{c} 0$ |
| B3 B2 B1 B0 $=$ | $2: 2,50-3,75$ | $\mathrm{C} 3=\mathrm{g} 2+\mathrm{p} 2 \mathrm{~g} 1+\mathrm{p} 2 \mathrm{p} 1 \mathrm{~g} 0+\mathrm{p} 2 \mathrm{p} 1 \mathrm{p} 0 \mathrm{c} 0$ |
| S 4 S 3 S 2 S 1 S 0 | $3: 3,75-5,00$ | $\mathrm{C} 4=\mathrm{g} 3+\mathrm{p} 3 \mathrm{~g} 2+\mathrm{p} 3 \mathrm{p} 2 \mathrm{~g} 1+\mathrm{p} 3 \mathrm{p} 2 \mathrm{p} 1 \mathrm{~g} 0+\mathrm{p} 3 \mathrm{p} 2 \mathrm{p} 1 \mathrm{p} 0 \mathrm{c} 0$ |



Figure 4: Look-ahead adder with 8 MVL digits

## Table 4

An example of two words sum of 8 MVL digits

| 1 | 1 |  |  |  |  | 1 | 1 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 3 | 1 | 0 | 2 | 0 | 0 | 2 | 3 | + |
|  | 3 | 3 | 2 | 1 | 2 | 1 | 3 | 1 | $=$ |
| 1 | 3 | 0 | 2 | 3 | 2 | 2 | 2 | 0 |  |

the decoder that decodes two-digit words. Making a single-digit decoder is a simple task because it is sufficient to use the selection functions by applying them to the same input (figure 5).

$$
-\mathrm{IN} \begin{aligned}
& \mathrm{s} 0 \\
& \mathrm{~S} 1 \\
& \mathrm{~S} 1 \\
& \mathrm{~S} 2 \\
& \mathrm{~s} 3
\end{aligned}
$$

Figure 5: MVL Decoder 1x4

$$
S_{i}(I N)= \begin{cases}L_{1} & \text { if } I N=i  \tag{15}\\ L_{0} & \text { if } I N \neq i\end{cases}
$$

Based on the value of the input $I N$, it will select the corresponding output (level $L_{1}$ ), while all other outputs will be zero (level $L_{0}$ ), according to what reported in table 5.

Table 5
MVL True Table

| $I N$ | $S_{0}$ | $S_{1}$ | $S_{2}$ | $S_{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| $L_{0}$ | $L_{1}$ | $L_{0}$ | $L_{0}$ | $L_{0}$ |
| $L_{1}$ | $L_{0}$ | $L_{1}$ | $L_{0}$ | $L_{0}$ |
| $L_{2}$ | $L_{0}$ | $L_{0}$ | $L_{1}$ | $L_{0}$ |
| $L_{3}$ | $L_{0}$ | $L_{0}$ | $L_{0}$ | $L_{1}$ |

Since we have two one-value decoders, it is possible to construct a decoder with $r=2$ and $4^{2}=16$ outputs (figure 6) using an AND gates array that realizes all possible combinations of pairs relative to the outputs of the two decoders. The figure 6 shows the circuit with the components $X 2$ and $X 3$ representing single-digit decoders. In this case, if the input is the number $13_{4}\left(I N_{1}=L_{1}\right.$ and $I N_{0}=L_{3}$ ) the only enabled digit in output would be $O_{7}$ (logic level $L_{1}$ ).

Encoder The encoder is a combinational circuit too, that receives as input $n^{r}$ MVL digits and returns as output $r$ MVL digits. It performs the opposite function to the decoder: it receives a decoded representation as input and provides the corresponding encoding as output. The figure 14 shows an encoder with 16 inputs and 2 outputs. Each $I N_{i}$ input passes through a $S_{i}$ switch that detects the $L_{1}$ level at the input (equation 16).


Figure 6: MVL Decoder 2×16

$$
S_{1}\left(I N_{i}\right)=\left\{\begin{array}{l}
L_{1} \text { if } I N_{i}=L_{1}  \tag{16}\\
L_{0} \text { otherwise }
\end{array}\right.
$$

To make the circuit simpler, we grouped the selector switch outputs that would determine the same value on the output signals $O U T 1$ and $O U T 2$. Note that the output of each enabled switch causes its closure, which brings the output level value. For example, if $I N 7=L_{1}$ the output of selector $S E L 8$ enables the OR gates that determine $O U T 1=L_{1}$ and $O U T 0=L_{3}$.

Demultiplexer The demultiplexer (or simply demux) is a circuit typically used to restore multiplexing produced by a multiplexer in communications. Its treatment in MVL can be found in [10]. It consists of $n^{r}$ data inputs, $r$ selection signals and an output. It takes a value equal to the input line corresponding to the decoding of the data word. The figure 8 shows the simplest MVL demux with 4 data lines and selection input SEL of data lines. To make the circuit, we used a selector block (module X2) that contains the 4 basic selectors. The output of the block determines which signal $O U T_{i}$ of the circuit will end up in the $I N$ input. The equation 17 describe the behavior of the output.

$$
O U T_{i}=\left\{\begin{array}{l}
I N \text { if } S_{i}=L_{1}  \tag{17}\\
L_{0} \text { otherwise }
\end{array}\right.
$$

For example, if $S E L=L_{3}$ there will be $S 3=L_{1}$. The output signal from the selectors block $X 2$ enables
the corresponding switch by propagating the IN signal to the output $\mathrm{OUT}_{3}$.

Shifter In this section we will look exclusively at parallel-type shifters, which are normally used to perform mathematical operations (e.g. multiplication and division by base). In general, having a summation and a shifter makes it possible to perform multiplication and division operations for general numbers as long as they are expressed in terms of the base [20]. An example of multiplication between 17 and a generic number $x$, with $x \in \mathbb{N}$, performed through the use of shifting and addition, is given in the equation 18 .

$$
\begin{equation*}
17 \cdot x=\left(4^{1}+4^{0}\right) \cdot x=4^{1} \cdot x+4^{0} \cdot x \tag{18}
\end{equation*}
$$

Right Shifter The shifter right moves the digits to the right by as many positions as specified in a dedicated line. For integers this corresponds to performing a division of the number with respect to the base. Since these are components that can be used in series to perform operations on multiple digits, we must provide for receiving and sending these digits to adjacent modules (figure 9). In the following examples, we will use 4-digit words, and the lines of communication with adjacent modules will be 3. Indeed, the variable $S E L$ indicating the number of digits to be moved can take 4 values (including zero).

Right Rotate Shifter In this section we wanted to show the simplicity of implementation of a 4-digit word rotation shifter. A selection input $S E L$ determines the number of shifts in the word (figure 11).


Figure 7: Encoder 16x2
.model MYSW SW(Ron=1 Roff=1Meg Vt=. $5 \mathrm{Vh}=-.4$ )


Figure 8: MVL Demux $4 \times 1$


Figure 9: Collegamento in cascata di più shifter right


Figure 10: Right Shifter


Figure 11: Right Rotate Shifter

Left Shifter Similar to what we described for the right shifter, the left shifter moves the input signals to the left. For integers it corresponds to a multiplication by the base. The figure 12 shows the circuit with 7 data inputs and a selection signal $S E L$. In this case, each module can expect the arrival of three digits from the one located to its left. Meanwhile, the module under consideration can shift three values of its base word to the left.
In this case if $S E L=0$, the most significant outputs are set to $L_{0}$, enabling the input $I N_{0}$ of the first three multiplexers on the left of the figure ( $X 8, X 10, X 9$ ). The outputs $O U T_{6}, O U T_{5}$ and $O U T_{4}$ are set to level zero. In this case the inputs $I N_{1}, I N_{2}, I N_{3}$ do not compete with the outputs. As the value of the signal $S E L$ increases, the inputs will be shifted to the left until $I N_{3}$ moves from the output $O U T_{3}$ to $O U T_{6}(S E L=3)$ and three new signals will be present on $O U T_{0}, O U T_{1}$ and $O U T_{3}$.

### 3.3. Sequential Circuits

A digital circuit is said to be sequential if the output depends on the inputs applied and the state of the circuit. In contrast, in combinational circuits the output is uniquely determined by the values of the inputs. Thus, a sequential circuit has the ability to store information through feedback in the circuits that allows the informative content calculated in the past to be brought back into the input due to the non-instantaneous propagation times in the semiconductors. We will then realize the D latch circuit in MVL logic.

D Latch The schema of the D latch is shown in figure 13, and it consists of two cascaded multiplexers in which the output of the first one determines the selection of the input of the second one. The data signal $D$ lands in all data inputs of the first mux except the input $I N_{0}$. Indeed, in $I N_{0}$ comes the output data of the second mux. A clock signal $C L K$, which intermittently takes on the values $L_{0}$ and $L_{1}$, allows selection between the new data present in $D\left(S E L \geq L_{1}\right)$ and the one previously calculated $\left(S E L=L_{0}\right)$.
To verify the operation of the D latch, we used an articulated data signal (table 6) so as to check that the circuit had the desired behavior.

## 4. Limits and Future Works

New circuits in multivalue logic may be a step toward addressing the computational problems of certain applications such as artificial intelligence and blockchain. The amount of time, energy, and resources to deliver certain services is increasing more and more, and traditional circuits seem unresponsive to current needs [21],[22], [23]. We presented several theoretical solutions, and many of


Figure 12: Left Shifter


Figure 13: D Latch with MVL MUX 4+1
.tran $270 u$


Figure 14: Testing D Latch
them are aligned with new technological solutions [24], [25], such as mem-resistors [26] or programmable resistor arrays in complex layers [27]. These last components were developed by Massachusetts Institute of Technology (MIT) to create neural networks to support a new area of artificial intelligence called analog deep learning.
The lack of integration of models developed with such technologies is one of the limitations that must be overcome to make the use of this logic effective.
The first step in achieving the target of usability of such logic within circuits is their integrability within current systems in digital logic. To this end, it is desirable to


Figure 15: Testing D Latch: inputs


Figure 16: Testing D Latch: outputs
employ bases that are powers of two; future efforts will focus on this type of logic.
The proposed work has two important advantages over what has been produced in the literature on MVL systems:

Table 6
Test Input Signals

| Time | Volts |
| :--- | :--- |
| 0 u | 0.625 |
| 30 u | 0.625 |
| 31 u | 4.375 |
| 60 u | 4.375 |
| 61 u | 1.875 |
| 90 u | 1.875 |
| 91 u | 4.375 |
| 120u | 4.375 |
| 121 u | 1.875 |
| 150u | 1.875 |
| 151 u | 3.125 |
| 180 u | 3.125 |
| 181 u | 0.625 |
| 210 u | 0.625 |
| 211 u | 4.375 |
| 240 u | 4.375 |
| 241 u | 0.625 |
| 270 u | 0.625 |

- The system we proposed has the ability to work independently of the adopted base. Obviously, the choice of this value must be fixed through the trade-off between expressive power and the internal complexity of the circuits to be made. Just as an example, being able to have a computer that works in hexadecimal would make it possible to reduce the size of memory communication lines, and to perform calculations directly in hexadecimal base by a factor of 4 . On the other hand, the number of switches in the decoder shown in figure 6 would increase from 16 to 256 elements. In addition, having designed schemes that works independently of the numbering system base adopted allows the solution to be guaranteed to survive over time in relation to technological evolution. Indeed, this allows the designer to build architectures that are scalable over time.
- The ability to easily integrate with digital systems currently available on the market. This aspect is a strength for any new technology that must not undermine what has been achieved in the past but lead it to a new world.


## 5. Conclusion

The idea behind this paper is that it is possible to make MVL circuits capable of performing the same functions available to digital circuits. A multi-valued logic system reduces the significant amount of design effort, reduces power consumption, increases the data rate between devices, and minimizes the cost of signals [28, 29, 30, 31].

The paper shows circuits that adopt the same representation system as traditional binary digital ones, but implement them using MVL signals (values). Among the strengths of the presented solution, there is the scalability. Indeed, the presented approach is independent of the base used and thus of the number of levels.
However, the gap with hardware technologies and techniques to support MVL, such as storing MVL values, is far from being closed. The previously mentioned inorganic material, which makes the resistor extremely energy efficient, is an example solution that could accelerate the industrialization of such circuits.
One challenge for the further use of multi-valued logic in circuit design is the creation of an effective computeraided design package. At present, many multi-core architectures have been developed and implemented, but although parallel computing resulting from multi-core architectures is a solution to increase the performance of a computer [32, 33, 34], with it arise various issues related to the competition and collaboration of cores, especially when the latter are used in the neural networks applications to the solution of different types of problems [35, 36, 37, 38]. We can think of the problem of inaccurate interrupts or information sharing in caches. Such issues are absent in a single computer operating with a computing model close to that of a human.

## References

[1] E. Dubrova, Multiple-Valued Logic in VLSI: Challenges and Opportunities, Proceedings of NORCHIP'99 (1999).
[2] D. Etiemble, 45-year CPU Evolution: one law and two equations, Second Workshop on Pioneering Processor Paradigms, Vienna, (2018).
[3] R. A. Jaber, B. Owaidat, A. Kassem, A. M. Haidar, A novel low-energy entfet-based ternary half-adder design using unary operators, in: 2020 International Conference on Innovation and Intelligence for Informatics, Computing and Technologies (3ICT), 2020, pp. 1-6. doi:10.1109/3ICT51146. 2020.9311953.
[4] R. Zhang, N. Uetake, T. Nakada, Y. Nakashima, Design of programmable analog calculation unit by implementing support vector regression for approximate computing, IEEE Micro 38 (2018) 73-82. doi:10.1109/MM. 2018.2873953.
[5] A. Navidi, R. Sabbaghi-Nadooshan, M. Dousti, Tqcasim: An accurate design and essential simulation tool for ternary logic quantum-dot cellular automata, Scientia Iranica (2021). URL: http://scientiairanica.sharif.edu/article_22243. html. doi:10.24200/sci. 2021.53471 .3256.
[6] X. Wang, P. Li, C. Jin, Z. Dong, H. H. C. Iu,

General modeling method of threshold-type multivalued memristor and its application in digital logic circuits, International Journal of Bifurcation and Chaos 31 (2021) 2150248. URL: https:// doi.org/10.1142/S0218127421502485. doi:10.1142/ S0218127421502485.
[7] A. Simonetta, M. C. Paoletti, Designing digital circuits in multi-valued logic, International Journal on Advanced Science, Engineering and Information Technology 8 (2018) 1166-1172. URL: http://ijaseit.insightsociety. org/index.php?option=com_content\&view= article\&id=9\&Itemid=1\&article_id=5966. doi:10.18517/ijaseit.8.4.5966.
[8] W. Alexander, The ternary computer, Electronics and Power 10 (1964) 36-39. doi:10.1049/ep. 1964.0037.
[9] B. Choi, K. Shukla, Multi-valued logic circuit design and implementation, International Journal of Electronics and Electrical Engineering 3 (2014). doi:10.12720/ijeee.3.4.256-262.
[10] A. Simonetta, M. C. Paoletti, M. Muratore, A new approach for designing of computer architectures using multi-value logic, International Journal on Advanced Science, Engineering and Information Technology 11 (2021) 1440-1446. URL: http://ijaseit.insightsociety. org/index.php?option=com_content\&view= article\&id=9\&Itemid=1\&article_id=15778. doi:10.18517/ijaseit.11.4.15778.
[11] "Nagarathna, S. Jamuna, "a brief review on multiplevalued logic-based digital circuits", in: T. "Senjyu, P. N. Mahalle, T. Perumal, A. Joshi (Eds.), "ICT with Intelligent Applications", "Springer Singapore", 2022.
[12] N. I. Chernov, N. V. Butyrlagin, N. N. Prokopenko, V. Y. Yugai, Synthesis and circuitry of multi-valued digital current logic elements, in: 2021 International Conference on Electrical Engineering and Photonics (EExPolytech), 2021, pp. 104-107. doi:10 . 1109/EExPolytech53083.2021.9614916.
[13] N. K. Naware, D. S. Khurge, S. U. Bhandari, Review of quaternary algebra \& its logic circuits, 2015 International Conference on Computing Communication Control and Automation (2015) 969-973.
[14] D. Rene, Random Testing of Digital Circuits: Theory and Applications, CRC Press, 2020, p. 496.
[15] D. Kaufmann, Formal verification of multiplier circuits using computer algebra, it - Information Technology (2022). URL: https:// doi.org/10.1515/itit-2022-0039. doi:doi:10.1515/ itit-2022-0039.
[16] D. J. Preston, P. Rothemund, H. J. Jiang, M. P. Nemitz, J. Rawson, Z. Suo, G. M. Whitesides, Digital logic for soft devices, Proceedings of the Na-
tional Academy of Sciences 116 (2019) 7750-7759. URL: https://www.pnas.org/doi/abs/10.1073/pnas. 1820672116. doi:10.1073/pnas. 1820672116.
[17] Analog Devices, LTspice, 2022. URL: https://www.analog.com/en/design-center/ design-tools-and-calculators/ltspice-simulator. html.
[18] S. Raksha, Carry Look-Ahead Adder - Working, Circuit and Truth Table, 2020. URL: https://technobyte.org/ carry-look-ahead-adder-working-circuit-truth-table/ (May2022).
[19] WatElectronics, What is Carry Lookahead Adder : Block Diagram and Its Working, 2021. URL: https://www.watelectronics.com/ carry-lookahead-adder/(May2022).
[20] A. S. Tanenbaum, Structured Computer Organization, Pearson, 2012, p. 808.
[21] X. Chen, Y. Wardi, S. Yalamanchili, Power regulation in high performance multicore processors, in: 2017 IEEE 56th Annual Conference on Decision and Control (CDC), 2017, pp. 2674-2679. doi:10.1109/CDC. 2017.8264047.
[22] G. C. Cardarilli, L. D. Nunzio, R. Fazzolari, M. Re, F. Silvestri, S. Spanò, Energy consumption saving in embedded microprocessors using hardware accelerators, TELKOMNIKA (Telecommunication Computing Electronics and Control) (2018).
[23] G. Cardarilli, L. Di Nunzio, R. Fazzolari, M. Re, R. Lee, Butterfly and inverse butterfly nets integration on altera nios-ii embedded processor, in: Conference Record of the 44th Asilomar Conference on Signals, Systems and Computers, Asilomar 2010, Conference Record - Asilomar Conference on Signals, Systems and Computers, 2010, pp. 1279-1283. doi:https://doi.org/10.1109/ acssc. 2010.5757737, 44th Asilomar Conference on Signals, Systems and Computers, Asilomar 2010 ; Conference date: 07-11-2010 Through 10-11-2010.
[24] H. Yoo, C.-H. Kim, Multi-valued logic system: new opportunities from emerging materials and devices, J. Mater. Chem. C 9 (2021) 4092-4104. URL: http: //dx.doi.org/10.1039/D1TC00148E. doi:10.1039/ D1TC00148E.
[25] Z. Zhang, A. Xu, H. T. Ren, G. Liu, X. Cheng, Reconfigurable multivalued memristor fpga model for digital recognition, International Journal of Circuit Theory and Applications (2022). URL: https:// onlinelibrary.wiley.com/doi/abs/10.1002/cta. 3377 .
[26] B. Mouttet, Dynamic systems model for ionic memresistors based on harmonic oscillation, arXiv: Mesoscale and Nanoscale Physics (2011).
[27] A. Zewe, New hardware offers faster computation for artificial intelligence, with much less
energy, 2022. URL: https://news.mit.edu/2022/ analog-deep-learning-ai-computing-0728.
[28] R. A. Jaber, A. Kassem, A. M. El-Hajj, L. A. ElNimri, A. M. Haidar, High-performance and energyefficient cnfet-based designs for ternary logic circuits, IEEE Access 7 (2019) 93871-93886. doi:10. 1109/ACCESS. 2019. 2928251.
[29] K. Kobashi, R. Hayakawa, T. Chikyow, Y. Wakayama, Multi-valued logic circuits based on organic anti-ambipolar transistors, Nano Letters (2018). doi:10.1021/acs.nanolett. 8b01357.
[30] G. Magistris, C. Rametta, G. Capizzi, C. Napoli, Fpga implementation of a parallel dds for wide-band applications, in: CEUR Workshop Proceedings, volume 3092, 2021, pp. 12-16.
[31] M. H. Moaiyeri, Z. M. Taheri, M. R. Khezeli, A. Jalali, Efficient passive shielding of mwent interconnects to reduce crosstalk effects in multiple-valued logic circuits, IEEE Transactions on Electromagnetic Compatibility 61 (2019) 1593-1601. doi:10.1109/ TEMC. 2018. 2863378.
[32] S. Illari, S. Russo, R. Avanzato, C. Napoli, A cloudoriented architecture for the remote assessment and follow-up of hospitalized patients, in: CEUR Workshop Proceedings, volume 2694, 2020, pp. 2935.
[33] G. Lo Sciuto, S. Russo, C. Napoli, A cloud-based flexible solution for psychometric tests validation, administration and evaluation, in: CEUR Workshop Proceedings, volume 2468, 2019, pp. 16-21.
[34] G. De Magistris, R. Caprari, G. Castro, S. Russo, L. Iocchi, D. Nardi, C. Napoli, Vision-based holistic scene understanding for context-aware humanrobot interaction, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) 13196 LNAI (2022) 310-325. doi:10 . 1007 / 978-3-031-08421-8_21.
[35] C. Napoli, F. Bonanno, G. Capizzi, Exploiting solar wind time series correlation with magnetospheric response by using an hybrid neuro-wavelet approach, Proceedings of the International astronomical union 6 (2010) 156-158.
[36] G. Capizzi, G. Lo Sciuto, M. Woźniak, R. Damaševicius, A clustering based system for automated oil spill detection by satellite remote sensing, in: Artificial Intelligence and Soft Computing: 15th International Conference, ICAISC 2016, Zakopane, Poland, June 12-16, 2016, Proceedings, Part II 15, Springer, 2016, pp. 613-623.
[37] N. Brandizzi, S. Russo, R. Brociek, A. Wajda, First studies to apply the theory of mind theory to green and smart mobility by using gaussian area clustering, in: CEUR Workshop Proceedings, volume 3118, 2021, pp. 71-76.
[38] G. L. Sciuto, G. Susi, G. Cammarata, G. Capizzi, A spiking neural network-based model for anaerobic digestion process, in: 2016 International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM), IEEE, 2016, pp. 996-1003.


[^0]:    ICYRIME 2022: International Conference of Yearly Reports on Informatics, Mathematics, and Engineering. Catania, August 26-29, 2022

    - alessandro.simonetta@gmail.com (A. Simonetta);
    mariacristina.paoletti@gmail.com (M. C. Paoletti)
    (iD 0000-0003-2002-9815 (A. Simonetta); 0000-0001-6850-1184
    (M. C. Paoletti); 0000-0003-3286-3137 (A. Venticinque)
    (c) (1) © 2022 Copyright for this paper by its authors. Use permitted under Creat
    $[=\geq$ CEUR Workshop Proceedings (CEUR-WS.org)

