

Comparing 6T & 13T SRAM Bit Cell & using FinFET to construct the superior in 22nm Scale for usage in Spacecrafts

Mandeep Singh¹, Soumya Sen², Agnibha Dasgupta³ and Aishik Das⁴

¹National Institute of Technology, Jalandhar, Punjab, India,

²Seacom Engineering College, Howrah, West Bengal, India

³Maulana Abul Kalam Azad University of Technology, West Bengal, India,

⁴University of Calcutta, Kolkata, West Bengal, India

Abstract

The soft error in SRAM is generated as the single ionizing particle strikes a sensitive node, which gives rise to Single Event Upsets (SEU)[1]. Here in this paper we design and examine the 6T and 13T SRAMs and use FinFET[2,3] in 22nm technology node in Cadence Virtuoso and Tanner EDA Tool. A feedback which would be driven on dual mode would be added to the design, to combat the residual deposition of charges

Keywords

FinFET, SEU and SRAM

1. Introduction

The future space communication depends on the merging the VLSI chips with the satellites or any other application in space technology. The major challenge will arise when the radiation problem will come into play as the circuits are fed with supply voltages. The most needed for the future are the Ultra Low Power devices which can be achieved by using satellites having a significantly low supply voltage, which means lesser threshold and sub threshold voltage. For every devices the weight of the batteries does matter same as for the satellites. When light weight satellites are needed the batteries with low supply voltages can be made, now as the technologies are scaled down and these reduced dimensions leads to an increment in the complexity, which in turn leads to the generation of the short channel effects and there is a threat for the damage in the device due to the leakage issues. The devices which are resistant to low voltage faults must be having two most important aspects. Firstly they must be (ULP) [1] or Ultra low Power consumption devices and also must be guarded against soft errors. The soft errors can be controlled by Error Correction Coding. Now in order for better control of the devices we move ahead from the normal CMOS technology to bit lower technology nodes. From here the FinFET comes into the picture. FinFET is such a device with a control of gate all round from proper leakage current control. This would lead to low power consumption devices and smaller processor size. Better robustness of the circuits manufactures and our target of ULP or the ultra low power consumption device can be achieved. The domination over the normal Planar FET can be taken over by FinFETs[2,3] with better scalability, better control of power consumption, proper control of short channel effects. Here we would be using 22nm technology node which is very much favourable for significant performance, better control of devices to weight of devices and even low power consumption.

International Conference on Emerging Technologies: AI, IoT, and CPS for Science & Technology Applications, September 06–07, 2021, NITTTR Chandigarh, India

EMAIL: mandeep.moni.singh@gmail.com (A. 1), soumyawbut8730@gmail.com (A. 2); dasgupta.rony7@gmail.com (A. 3)

ORCID: 0000-0002-4577-2675 (A. 1); 0000-0002-6354-5206 (A. 2), Not Available (A. 3); Not Available (A. 4),



©2021 Copyright for this paper by its authors.

Use permitted under Creative Commons License Attribution 4.0 International (CC BY 4.0).

CEUR Workshop Proceedings (CEUR-WS.org)




Figure 1: Cross Section view of FinFET with Gate All Around Structure.

1.1 SEU Effect on 6T SRAM

The SRAM bit cell is a kind of latch used to store one bit of information. The SRAM bit cell is a part of the array in the memory. The SRAM bit cell is having to back to back NOT gates connected in a crossover position. The SRAM if presented in CMOS design, one bit cell will be storing 1 bit of information and represented by PMOS and NMOS gates by two inverter circuits. The bit lines and the write lines would be responsible for the read and write operations respectively. The three modes of operations are the READ, WRITE & HOLD. The access transistors will have to be isolated from the supply for the HOLD operation.




Figure 2: Circuit for 6T SRAM 1 Bit cell.

The sensitivity of the 6T SRAM memory cell circuit is prone to soft errors like Single Event Upset[4]. The SEU may not permanently disrupt the circuit by may cause error when the circuit will be working under low voltage supply and the sub threshold voltage will decrease. This will result to a change in the bit and the SEU exposure of the circuit will increase which in turn will boost its sensitivity to the soft errors.




Figure 3: Circuit for FinFET based SRAM cell with 13T.

The circuit proposed above in Fig: 3 is the structure of 13T SRAM bit cell with feedback mechanism which is dually driven. This structure in all the way is very much robust , low voltage circuit which would be supporting ultra low power mechanism for space technology . Therefore we can say that these can be a significant contribution for light weight satellites . As shown in Fig 3 the 13T SRAM bit cell are having five different nodes for storage purposes from QB1 to QB2 and then to Q which would act as a storage node . As for driving we would be having the two crossover inverters . A dually driven mechanism with feedback is given for protection from soft errors like Single Event Upset.

2. Results and Discussion




Figure 4: READ MODE for a 6T based SRAM memory cell.

In HOLD the word line is low ($WL = GND$), so that access transistors will be LOW (M5 and M6) and there won't be any data pushed into bits of any of the cells. The cross coupled mode of the inverters will have their feedback activated and when there will be proper supply the latch will lead to holding of the data.







Figure 5 : Simulation output for operation of 6T SRAM bit cell.

The 6T SRAM's major failure is when the pull down transistor is very much weaker than the access transistor[4,5]. This leads to the read failures ; this major issue is taken care of the the 13T SRAM bit cells where the transistor pair of N3 and N4 is added. The Q output will have a stable value for feedback mode which is dually driven. The output of the proposed model of 13T SRAM bit cell is given in Fig:7 & Fig:8 , along with all the modes of operation.



As for the comparison purpose the MOS technology used is about 60 nm and the FinFET lower technology node is used in 22 nm done in Cadence Virtuoso .

Table 1
Delay Computations

Number of Transistors	CMOS(60nm)	FinFET(22 nm)
6T	1.41 W	0.98 W
13T	1.53 W	1.18 W

The delay computations of CMOS (60nm) and FinFET (22nm) are displayed in the table above . The 6T based SRAM bit-cell gives a delay of CMOS is 1.41 W whereas the delay of FINFET is 0.98 W and also by comparing the two for 13T SRAM bit-cell , it is observed that the delay of CMOS is 1.53 W and the delay of FINFET is 1.18 W .This shows how much the FinFET lower technology node is advantageous over the regular CMOS technology. Control over low leakage current with gate all around outsmarts the normal planar MOSFET . The MugFET[6] or the Multigate Field Effect Transistors is one step over the normal CMOS counterparts in many respects which is shown by mathematical calculations as well as by simulated outputs.

3. Conclusion

The circuit proposed of 13T SRAM outclasses its 6T counterpart in terms of speed and power consumption. The addition of FinFET adds more advantages as it reduces the leakage as well as proper scalability increases. This SRAM outsmarts the DRAM in many aspects . The Cadence Virtuoso is used for the design purpose. Here, in the proposed work , there is a reduction in the power and delay as the novel circuit uses FINFET and it gets one step ahead of CMOS. The 13T SRAM is much more resistant to soft errors[7] and also an ultra low power device to be used for future space related studies and applications .

4. References

- [1] V. Degalahal, Lin Li, V. Narayanan, M. Kandemir and M. J. Irwin, "Soft errors issues in low-power caches," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 10, pp. 1157-1166, Oct. 2005, doi: 10.1109/TVLSI.2005.859474. P. S. Abril, R. Plant, The patent holder's dilemma: Buy, sell, or troll?, Communications of the ACM 50 (2007) 36–44. doi:10.1145/1188913.1188915.
- [2] M. Jurczak, N. Collaert, A. Veloso, T. Hoffmann and S. Biesemans, "Review of FINFET technology," 2009 IEEE International SOI Conference, *Foster City, CA*, 2009, pp. 1-4, doi: 10.1109/SOI.2009.5318794.
- [3] R. S. Pal, S. Sharma and S. Dasgupta, "Recent trend of FinFET devices and its challenges:A review," 2017 Conference on Emerging Devices and Smart Systems (ICEDSS), Tiruchengode, 2017, pp. 150-154, doi: 10.1109/ICEDSS.2017.8073675.
- [4] Shuji Ikeda, Yasuko Yoshida, Koichiro Ishibashi, Yasuhiro Mitsui, "Failure analysis of 6T SRAM on low-voltage and high-frequency operation," IEEE Trans. Electron Devices, Vol. 50, p. 1270, May 2003.
- [5] S. S.R., B. R. S., Samiksha, R. Banu and P. Shubham, "Design and Performance Analysis of 6T SRAM Cell in 22nm CMOS and FINFET Technology Nodes," 2017 International Conference on Recent Advances in Electronics and Communication Technology (ICRAECT), *Bangalore*, 2017, pp. 38-42, doi: 10.1109/ICRAECT.2017.65.
- [6] J. Song, B. Yu, Y. Yuan and Y. Taur, "A Review on Compact Modeling of Multiple-Gate MOSFETs," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 8, pp. 1858- 1869, Aug. 2009, doi: 10.1109/TCSI.2009.2028416.
- [7] H. Cho and K. Kwon, "Modeling Application-Level Soft Error Effects for Single-Event Multi-Bit Upsets," in IEEE Access, vol. 7, pp. 133485- 133495, 2019, doi: 10.1109/ACCESS.2019.2939265.
- [8] S Singh, B Raj, "Analytical Modeling and Simulation analysis of T-shaped III-V heterojunction Vertical T-FET", Superlattices and Microstructures, Elsevier, Vol. 147, PP. 106717, Nov 2020.
- [9] T Chawla, M Khosla, B Raj, "Optimization of Double-gate Dual material GeOI-Vertical TFET for VLSI Circuit Design, IEEE VLSI Circuits and Systems Letter, Vol. 6, issue-2, PP.13-25, Aug 2020.
- [10] M Kaur; N Gupta; S Kumar; B Raj; Arun Kumar Singh, "RF Performance Analysis of Intercalated Graphene Nanoribbon Based Global Level Interconnects" Journal of Computational Electronics, Springer, Vol. 19, PP.1002–1013, June 2020.

- [11] G Wadhwa, B Raj, "An Analytical Modeling of Charge Plasma based Tunnel Field Effect Transistor with Impacts of Gate underlap Region" *Superlattices and Microstructures*, Elsevier, Vol. 142, PP.106512, June 2020.
- [12] S Singh, B Raj, "Modeling and Simulation analysis of SiGe hetrojunction Double Gate Vertical t-shaped Tunnel FET", *Superlattices and Microstructures*, Elsevier Volume 142, PP. 106496, June 2020.
- [13] S Singh, B Raj, "A 2-D Analytical Surface Potential and Drain current Modeling of Double-Gate Vertical t-shaped Tunnel FET", *Journal of Computational Electronics*, Springer, Vol. 19, PP.1154–1163, Apl 2020.
- [14] S Singh, S Bala, B Raj, Br Raj, "Improved Sensitivity of Dielectric Modulated Junctionless Transistor for Nanoscale Biosensor Design", *Sensor Letter, ASP*, Vol.18, PP.328–333, Apl 2020.
- [15] V Kumar, S Kumar and B Raj, "Design and Performance Analysis of ASIC for IoT Applications" *Sensor Letter ASP*, Vol. 18, PP. 31–38, Jan 2020.
- [16] G Wadhwa, B Raj, "Design and Performance Analysis of Junctionless TFET Biosensor for high sensitivity" *IEEE Nanotechnology*, Vol.18, PP. 567 – 574, 2019.
- [17] T Wadhera, D Kakkar, G Wadhwa, B Raj, "Recent Advances and Progress in Development of the Field Effect Transistor Biosensor: A Review" *Journal of ELECTRONIC MATERIALS*, Springer, Volume 48, Issue 12, pp 7635–7646, December 2019.
- [18] S Singh, B Raj, "Design and analysis of hetrojunction Vertical T-shaped Tunnel Field Effect Transistor", *Journal of Electronics Material*, Springer, Volume 48, Issue 10, pp 6253–6260, October 2019.
- [19] C Goyal, J S Ubhi and B Raj, "A Low Leakage CNTFET based Inexact Full Adder for Low Power Image Processing Applications", *International Journal of Circuit Theory and Applications*, Wiley, Volume 47, Issue 9, Pages 1446–1458, September 2019.
- [20] Sharma, S. K., Raj, B., Khosla, M., "Enhanced Photosensitivity of Highly Spectrum Selective Cylindrical Gate In_{1-x}Ga_xAs Nanowire MOSFET Photodetector, *Modern Physics letter-B*, Vol. 33, No. 12, PP. 1950144 (2019).
- [21] J Singh, B Raj, "Design and Investigation of 7T2M NVSARM with Enhanced Stability and Temperature Impact on Store/Restore Energy", *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 27, Issure 6, PP. 1322 - 1328 June 2019.
- [22] A K Bhardwaj, S Gupta, B Raj, Amandeep Singh, "Impact of Double Gate Geometry on the Performance of Carbon Nanotube Field Effect Transistor Structures for Low Power Digital Design", *Computational and Theoretical Nanoscience*, ASP, Vol. 16, PP. 1813–1820, 2019.
- [23] C Goyal, J Subhi and B Raj, Low Leakage Zero Ground Noise Nanoscale Full Adder using Source Biasing Technique, "Journal of Nanoelectronics and Optoelectronics", American Scientific Publishers, Vol. 14, PP. 360–370, March 2019.
- [24] A Singh, M Khosla, B Raj, "Design and Analysis of Dynamically Configurable Electrostatic Doped Carbon Nanotube Tunnel FET", "Microelectronics Journal, Elsevier, Volume 85, Pages 17–24, March 2019.
- [25] C Goyal, J S Ubhi and B Raj, A reliable leakage reduction technique for approximate full adder with reduced ground bounce noise, *Journal of Mathematical Problems in Engineering*, Hindawi, Volume 2018, Article ID 3501041, 16 pages, 15 Oct 2018.
- [26] G Wadhwa, B Raj, "Label Free Detection of Biomolecules using Charge-Plasma-Based Gate Underlap Dielectric Modulated Junctionless TFET" *Journal of Electronic Materials (JEMS)*, Springer, Volume 47, Issue 8, pp 4683–4693, August 2018
- [27] G Wadhwa, B Raj, "Parametric Variation Analysis of Charge-Plasma-based Dielectric Modulated JLTFT for Biosensor Application" *IEEE Sensor Journal*, VOL. 18, NO. 15, AUGUST 1, 2018
- [28] D Yadav, S S Chouhan, S K Vishvakarma and B Raj, "Application Specific Microcontroller Design for IoT based WSN", *Sensor Letter, ASP*, Vol. 16, PP. 374–385, May 2018
- [29] G Singh, R. K. Sarin and B Raj, "Fault-Tolerant Design and Analysis of Quantum-Dot Cellular Automata Based Circuits", *IEEE/IET Circuits, Devices & Systems*, Vol. 12, PP. 638 – 64, (2018)

- [30] J Singh, B Raj, "Modeling of Mean Barrier Height Levying Various Image Forces of Metal Insulator Metal Structure to Enhance the Performance of Conductive Filament Based Memristor Model", IEEE Nanotechnology, Vol. 17, No. 2, PP. 268-267, March 2018 (SCI).
- [31] A Jain, S Sharma, B Raj, "Analysis of Triple Metal Surrounding Gate (TM-SG) III-V Nanowire MOSFET for Photosensing Application", Opto-electronics Journal, Elsevier, Volume 26, Issue 2, Pages 141-148, May 2018.
- [32] N Jain, B Raj, "Parasitic Capacitance and Resistance Model Development and Optimization of Raised Source/Drain SOI FinFET Structure for Analog Circuit Applications, Journal of Nanoelectronics and Optoelectronins, ASP, USA, Vol. 13, PP. 531–539, Apl 2018