# High-performance Multi-Bit Adder-Accumulators Components of The ALU In Supercomputers 

Yaroslav Nykolaychuk ${ }^{a}$, Volodymyr $\operatorname{Hryha}^{b}$, Nataliia Vozna ${ }^{a}$, Ihor Pitukh ${ }^{a}$ and Lyudmila Hryha ${ }^{c}$<br>${ }^{a}$ West Ukrainian National University, 11 Lvivska Str., Ternopil, 46020, Ukraine<br>${ }^{b}$ Vasyl Stefanyk Precarpathian National University, 57 Shevchenko Str., Ivano-Frankivsk, 76018, Ukraine<br>${ }^{c}$ Nadvirna Vocational College by National Transport University, 177 Soborna Str., Nadvirna, 78400, Ukraine


#### Abstract

The fields of applications of multi-bit special-purpose processors for data processing in cyber-physical systems (CPS) are analyzed. Structures of multi-bit special-purpose processors (MSP) based on synchronized adders, which are used as components of arithmetic logic units (ALU) in multi-core vector and scalar supercomputers are classified. New efficient structures of MSPs, which process data given in mono binary and binary number systems, are proposed according to the criteria of maximum speed and reduced hardware complexity. The results of studies of the functional and structural, time and hardware characteristics of such MSPs are presented. Promising areas of their applications in scientific and industrial computerized systems are identified.


## Keywords 1

Special-purpose processors, synchronized adders, cyber-physical systems, arithmetic logic units, binary number system, supercomputers.

## 1. Introduction

Nowadays, the creation and widespread use of modern supercomputers in various fields of knowledge and mathematics has made it possible to successfully solve complex mathematical and algorithmic problems offline, and in some cases online. Such supercomputers were developed by leading global companies (Intel, IBM, DEC, Motorola, ARM, SPARC, MIPS, PowerPC) [1-4]. Logical and computational operations in known supercomputers are usually implemented in binary arithmetic of the Rademacher number system. Supercomputers with 64-bit architecture, including EM64T, Turion 64, Xeon, Core2, Corei3, Corei5, Intel (IA-64 (Itanium)), UltraSPARC (Sun Microsystems), MIPS64 (MIPS) [4] can be applied in all branches of industry and in military field (special equipment).

Modern supercomputers, which include thousands of parallel processors, allow performing Teraflops (TFLOPS) of arithmetic and logical operations in one second in real time. Multi-bit supercomputers can also be used as system components of complex distributed CPS [5,6]. Through deep parallelization of computational operations, such supercomputers make it possible to solve multi-bit matrices in algebraic equations, simulate complex physical processes, perform pattern recognition and solve 3D digital holography problems. An important structural feature of well-known scalar and vector superprocessors is the large width of the processed digital data within the range of 128-2048 bits. This leads to the high level of relevance of the development of high-performance

[^0]MSPs that execute arithmetic and logical operations of comparison, addition, multiplication, division, exponentiation and finding residues modulo in various number systems.

For the creation of such MSPs synchronized binary adders (SBA) can be beneficially used [7,8].
Recently, the problem of data crypto protection and cryptanalysis in computer networks and CPS has become relevant. Such data is also processed on the basis of multi-bit binary codes (1024-4096 bits) [9].

In particular, efficient and fast-acting solutions to such problems are needed in the conditions of military operations and modern information front, for example, data reprogramming of the functions of drones, missiles, unmanned aerial vehicles, ground launchers and high-performance processors of air defense systems.

A promising solution to these problems and applied data problems is the development and application of a new class of MSP based on binary arithmetic and synchronized binary adders (SBA) [10]. An example of such solutions is the development and use of multi-bit carry-look-ahead adders [11,12] and adder-accumulators [13] as components of ALU in supercomputers. Such SBAs are important components of multi-bit high-performance parallel and flow multipliers [12].

## 2. Related works

Multi-bit adder-accumulators are the basic components of ALUs of supercomputers. The main criterion of such components is the maximum speed of performing addition of multi-bit binary numbers, which determines the corresponding performance of supercomputer cores.

In [1-5,11,24], structural microelectronic implementations of classic combinational adders and adder-accumulators built on the basis of binary arithmetic were presented. The main shortcoming that does not allow significantly increasing the speed of such components in modern computer systems and superprocessors is the use of binary arithmetic, which involves ripple-carry overs between bits, which is a particularly negative factor in increasing the speed of multi-bit computing devices.

A structure of a single-bit binary full adder was shown in [7], in which the delay of ripple carry overs ( $\mathrm{C}_{\text {out }}$ ) is 2 clock cycles, and generation of the sum bit $\left(\mathrm{S}_{\mathrm{i}}\right)$ is 6 clock cycles (Fig. 1).


Figure 1: Microelectronic structure of a single-bit binary full adder
For example, when performing addition of two n-bit mono binary codes (MBC), signals are delayed in the computing device, respectively, by n clock cycles. That is, performing an addition operation with classic multi-bit binary adders (MBA) with direct information inputs and outputs, the register capacity of ALU of supercomputer core is from 128 to 2048 bits and the signal delay is from 256 to 4096 clock cycles, respectively.

At the same time, the relevant problem, which is presented in this article, is the development of improved structural solutions of adder-accumulators, which allow increasing the speed by 1-2 orders compared to known structures, according to the proposed binary arithmetic, which does not include ripple-carry overs, when performing addition operations and accumulation of the sums of binary codes. A deep comparative analysis of the proposed structures in relation to the classical ones is presented by the authors in [12,15,17].

## 3. Criteria and system characteristics of the synchronized ALU components of multi-bit supercomputers

Synchronized ALU components of supercomputer cores are memory registers and adder matrices (fig.2) [14,12,15].


System characteristics of combinational

Figure 2: A typical structure of the ALU of a computer core

1. $S_{k}=\sum_{i=1}^{n} X_{i}+\sum_{j=1}^{m} Y_{j}$;
2. $\tau=\sum_{j=1}^{m} \tau_{j}$;
3. $f_{j}=\sum_{i=1}^{n} \beta_{i} \times f_{\text {input }}+\sum_{i=1}^{m} \lambda_{i} \times f_{\text {output }}$;
4. $A_{\Pi}=\sum_{i=1}^{n} A_{i}$;
5. $A_{\Pi}=\sum_{j=1}^{m} \sum_{i=1}^{n} A_{i j}$.

## components of ALU:

The main system characteristics of the ALU matrix components are the following ones:

1. $\mathrm{S}_{\mathrm{K}}$ - is determined by the total number of inputs/outputs of the microelectronic structure according to Quine's criterion;
2. $\tau$ - time complexity is determined by the total number of clock cycles of signal delay in the longest chain of logical or functional series connected components between the corresponding inputs/outputs of the device, where $m$ is the number of series connected components; $\mathrm{t}_{\mathrm{j}}$-signal delay in each $j$-th component, $v$ - a number of clock cycles;
3. $\mathrm{f}_{\mathrm{j}}$-functional completeness of the device inputs/outputs, which is determined by the overall estimate, where $\mathrm{f}_{\mathrm{j}}$ is the functional and informational characteristic of the device structure; B, J are the information coefficients of the input/output functions; $\mathrm{m}, \mathrm{n}$ - the number of inputs and outputs; $\mathrm{f}_{\text {input }}$, $\mathrm{f}_{\text {output }}$ - functions of inputs/outputs, e.g., input/output channel ( $\mathrm{x} / \mathrm{y}$ ), input/output buses ( $\mathrm{n} / \mathrm{m}$ ), sync input, crystal selection (c/s), power supply ( $+/$-);
4. A - hardware complexity of the device, which is calculated as the total number of logic elements and gates in the microelectronic structure of the devices, where $\mathrm{A}_{\Pi}$ is the overall estimate of the hardware complexity, $\mathrm{i}, \mathrm{j}, \mathrm{k}$ are the types of components or levels of the device structure $\mathrm{m}, \mathrm{n}, \mathrm{l}$.

## 4. Functional structures and circuitry of single-bit synchronized binary adders

A functional feature of the SBA is the ability to store bits of sum $\left(\mathrm{S}_{\mathrm{i}}\right)$ and carry $\left(\mathrm{C}_{\text {out }}\right)$ until the clock cycle of their use by the MSP in the microcycles of streaming data processing algorithms.

In microelectronics, well-known synchronized logic elements (AND, OR, NAND, NOR, XOR, NOT) and triggers of RS, D, T and JK types are used as components of special-purpose processors (SP) $[7,8]$.

At the same time, single-bit SBA and multi-bit adders, which are characterized by minimax characteristics of speed and hardware complexity, are not fully presented and studied nowadays in literature in the field of computer circuitry and microelectronics.

Fig. 3 shows the developed functional and microelectronic structures of a single-bit synchronized adder-accumulator (SAA) based on a single-bit full binary adder [10]. They are characterized by enhanced functionality compared to known structures.


Figure 3: Functional structure of SAA (a), microelectronic structure of SAA (b)
SAA includes data inputs $\left(\mathrm{a}_{\mathrm{i}}, \mathrm{b}_{\mathrm{i}}, \mathrm{C}_{\mathrm{in}}, \mathrm{S}_{\mathrm{x}}\right)$ and outputs $\left(\mathrm{S}_{\mathrm{i}}, \mathrm{C}_{\text {out }}, \overline{C_{\text {out }}}\right)$ and consists of two components, i.e., a combinational adder and D- trigger.

The combinational binary adder contains two series connected logic elements XOR (3,4), which are implemented on the basis of the proposed logical function "Exclusive AND" according to the expression:

Parallel generation of the output paraphase (qubit) ripple carry ( $\mathrm{C}_{\text {out }}, \overline{C_{\text {out }}}$ ) is implemented on the direct and inverse outputs of the D-trigger. Thus, the given structure of the SHAA allows us to generate the data output of $\left(S_{i}=a_{i}+b_{i}\right)$ sum and store the qubits of the output ripple carry-overs, which makes it possible to apply it in the structures of quantum computers [16].
Such a SAA has the following system characteristics:

1. Structural complexity of an adder: $S_{k}=4+3=7$.
2. Input/output speed parameters: $\tau_{1}\left(a_{i} b_{i} \rightarrow S_{i}\right)=2 v ; \quad \tau_{2}\left(a_{i} b_{i} \rightarrow 3 \rightarrow 7 \rightarrow 9 \rightarrow C_{\text {out }}\right)=4 v$; $\tau_{3}\left(a_{i} b_{i} \rightarrow 8 \rightarrow 9 \rightarrow C_{\text {out }}\right)=3 v ; \tau_{4}\left(C_{\text {in }} \rightarrow 7 \rightarrow 9 \rightarrow C_{\text {out }}\right)=4 v ; \tau_{5}\left(S_{x} \rightarrow 9 \rightarrow C_{\text {out }}\right)=2 v$.
3. $\mathrm{f}_{\mathrm{i}}$ - functional completeness of inputs/outputs: $f_{i}=4+(2+(1 \times 2))=4+4=8$.
4. A - hardware complexity: $A=A_{S A A}+A_{T}=6+2=8$ (logical elements).

The described structure of the SAA is not characterized by the functional completeness for its use as a component of the adder-accumulator.

Fig. 4 shows the developed functional and microelectronic structures of a single-bit synchronized adder-accumulator (SAA1) based on a single-bit half binary adder, which has enhanced functionality compared to known structures [10].


Figure 4: Functional structure of a single-bit synchronized half adder-accumulator (SAA1) (a), microelectronic structure of a single-bit synchronized half adder-accumulator (SAA1) (b)

SAA1 includes data inputs: $C_{i n j}$ - ripple carry, $S_{x}$ - synchronization, $R$ - reset of D-triggers to the zero state; data outputs ( $\mathrm{C}_{\text {out }}, \mathrm{NC}_{\mathrm{j}}, \mathrm{NS}_{\mathrm{j}}$ ), and consists of a single-bit increment adder and two D triggers. This SAA1 has the following system characteristics:

1. Structural complexity of the adder: $S_{k}=3+3=6$.
2. Input and output speed parameters: $\tau_{1}\left(C_{\text {in }} \rightarrow 3 \rightarrow T 1 \rightarrow C_{\text {out }}\right)=3 v$; $\tau_{2}\left(C_{i n} \rightarrow 1 \rightarrow T 2 \rightarrow N S_{j}\right)=3 v ; \quad \tau_{3}\left(S_{x} \rightarrow T 1\right)=2 v$.
3. $\mathrm{f}_{\mathrm{i}}$ - input and output functional completeness: $f_{i}=3+3=6$.
4. A - hardware complexity: $A=A_{S A A 1}+2 A_{T}=3+4=7$ (logical elements).

The functional and developed microelectronic structures of a single-bit full adder-accumulator (SAA2) based on a single-bit full binary combinational adder are presented in Fig. 5.

a)

b)

Figure 5: Functional structure of a single-bit full adder-accumulator (SAA2) (a), microelectronic structure of a single-bit full adder-accumulator (SAA2) (b)

SAA2 includes data inputs and outputs: $\mathrm{S}_{\mathrm{i}}$ - data bit; $\mathrm{C}_{\mathrm{in}}$ - ripple carry input; $\mathrm{S}_{\mathrm{x}}$-synchronization; R - reset of D-triggers to the zero state; $\mathrm{C}_{\text {out }}$ - the output of the ripple carry; $\mathrm{NS}_{\mathrm{i}}$ - the output of the accumulated sum.

The structure of such SAA2 includes a single-bit binary full adder based on two series connected XOR logic elements (indicated by dashed borders) and two D-triggers that store the ripple carry bit $\left(\mathrm{C}_{\text {out }}\right)$ and the accumulated sum bit $\left(\mathrm{NS}_{\mathrm{i}}\right)$.

Such SAA2 has the following system characteristics:

1. Structural complexity of the adder: $S_{k}=4+2=6$.
2. Input and output speed parameters: $\quad \tau_{1}\left(S_{i} \rightarrow 1 \rightarrow 4 \rightarrow T 2 \rightarrow N S_{j}\right)=4 v$; $\tau_{2}\left(S_{i} \rightarrow 1 \rightarrow 6 \rightarrow T 1 \rightarrow C_{\text {out }}\right)=4 v ; \tau_{3}\left(C_{\text {in }} \rightarrow 6 \rightarrow T 1\right)=3 v ; \tau_{4}\left(C_{\text {in }} \rightarrow 4 \rightarrow T 2\right)=3 v$.
3. $\mathrm{f}_{\mathrm{i}}$ - input and output functional completeness: $f_{i}=4+2=6$.
4. A - hardware complexity: $A=A_{S A A 2}+2 A_{T}=6+4=10$ (logical elements).

Adder-accumulators SAA1 and SAA2 are the basic components of multi-bit synchronized adderaccumulators (MSAA), which are functional special-purpose processors of multi-bit supercomputer cores. Such components are prioritized by the characteristics of maximum speed, when solving complex computational problems including determination of one-dimensional and two-dimensional sums.

## 5. Fields of applications and circuit structure of multi-bit synchronized adder-accumulators (MSAA)

MSAAs are widely used as processor components for statistical, correlation, spectral, and entropy data processing [15]. When calculating these characteristics, the following algorithms are used:

$$
\begin{equation*}
M_{x}=\frac{1}{n} \sum_{i=1}^{n} X_{i} ; M_{j}=\frac{1}{n} \sum_{i=1+j}^{n+j} X_{i+j} ; \quad M_{v}=\frac{1}{n} \sum_{i=1+j}^{n+j} V_{i-j} X_{i+j} ; \quad D_{x}=\frac{1}{n} \sum_{i=1}^{n}\left(X_{i}-M_{x}\right)^{2} \tag{1}
\end{equation*}
$$

where, $i \in \overline{1, n}$ - sample size; $j \in \overline{0, m}$ - discrete shift of data array, $M_{x}, M_{j}, M_{v}$ - respectively, selective, sliding and weighted mathematical expectations, which are calculated according to the expressions, $\left(X_{i}-M_{x}\right)=\stackrel{\circ}{X}_{i}$ - centered digital data; $D_{x}, \delta_{x}-$ variance and standard deviation, respectively.

In Figures $6-12$, the analytics and asymptotics of basic autocorrelation functions (ACF), which include multiple sum accumulation operations and are widely used in practice for correlation analysis and pattern recognition.


$$
\begin{gathered}
H_{x x}(j)=\frac{1}{n} \sum_{i=1}^{n} \operatorname{sign} x_{i} \cdot \operatorname{sign} x_{i+j}^{o} \\
\operatorname{sign} x_{i}=\left\{\begin{array}{c}
o \\
+1, x_{i} \geq 0 \\
o \\
-1, x_{i}<0
\end{array}\right.
\end{gathered}
$$

Figure 6: Sign ACF


$$
P_{x x}(j)=\frac{1}{n} \sum_{i=1}^{n}{ }_{x}^{o} \cdot \operatorname{sign} \stackrel{o}{x_{i+j}}
$$

$$
P_{x x}(0)=M_{x}, P_{x x}(\infty)=0
$$

Figure 7: Relay ACF


$$
K_{x x}(j)=\frac{1}{n} \sum_{i=1}^{n} x_{i} \cdot x_{i+j}
$$

$$
K_{x x}(0)=D_{x}+M_{x}^{2}, K_{x x}(\infty)=M_{x}^{2}
$$

Figure 8: Covariance ACF


$$
R_{x x}(0)=D_{x}, R_{x x}(\infty)=0
$$

$$
R_{x x}(j)=\frac{1}{n} \sum_{i=1}^{n} \stackrel{o}{x_{i}} \cdot \frac{o}{x_{i+j}}
$$

Figure 9: Correlation ACF


$$
\begin{gathered}
\rho_{x x}(j)=\frac{R_{x x}(j)}{D_{x}}, \\
D_{x}=\frac{1}{n} \sum_{i=1}^{n}\left(x_{i}-M_{x}\right)^{2}
\end{gathered}
$$

Figure 10: Normalized ACF


$$
\begin{aligned}
& C_{x x}(0)=0, C_{x x}(\infty)=D_{x} \\
& C_{x x}(j)=\frac{1}{n} \sum_{i=1}^{n}\left(x_{i}-x_{i+j}\right)^{2}
\end{aligned}
$$

Figure 11: Structural ACF


$$
G_{x x}(j)=\frac{1}{n} \cdot \sum_{i=1}^{n}\left|x_{i}-x_{i+j}\right|
$$

Figure 12: Modular ACF
Determining the spectrum of a random process looks as follows:

$$
\begin{equation*}
S_{w}=\frac{1}{m} \sum_{j=1}^{M} \rho_{x x}(j) \times w_{j} \times e^{-\alpha j} \tag{2}
\end{equation*}
$$

where $\rho_{x x}(j)$ - normalized autocorrelation function; w - a type of orthogonal basis function: F Fourier function; H - Haar function; R - Rademacher function; W - Walsh function; $\mathrm{C}-$ Crestenson function; and others [17].

Euclidean and Hamming distances are estimated in pattern recognition based on RGB color image processing [15] according to the following expressions:

1. Euclidean distance:

$$
\begin{equation*}
d(i, j)=\sqrt{\sum\left(x_{i}-x_{j}\right)^{2}} \tag{3}
\end{equation*}
$$

where, $x_{i}, x_{j}$ - image features.
2. Manhattan distance:

$$
\begin{equation*}
d_{m}(i, j)=\sum_{i=1}^{M} \sum_{j=1}^{N}\left|x_{i}-y_{j}\right| \tag{4}
\end{equation*}
$$

3. Static distance:

$$
\begin{equation*}
d_{S}(i, j)=\left(\sum_{i=1}^{M} \sum_{j=1}^{N}\left|x_{i}-y_{j}\right|^{P}\right)^{\frac{1}{2}}, P \rightarrow \infty \tag{5}
\end{equation*}
$$

4. Chebyshev distance:

$$
\begin{equation*}
d_{c}(i, j)=\max \sum\left|x_{i}-x_{j}\right| . \tag{6}
\end{equation*}
$$

5. The distance of the least $\left(D_{1}\right)$ and most $\left(D_{2}\right)$ remote cluster neighbors:

$$
\begin{equation*}
D_{1}(A, B)=\min \left\{d_{i j}\right\} ; i \rightarrow A ; j \rightarrow B ; D_{2}(A, B)=\max \left\{d_{i j}\right\} \tag{7}
\end{equation*}
$$

6. Pairwise average:

$$
\begin{equation*}
D_{S}(A, B)=\frac{1}{|A| \times|B|} \sum_{i=1}^{A} \sum_{j=1}^{B} d_{S}(i, j) \tag{8}
\end{equation*}
$$

7. Centroid method:

$$
\begin{equation*}
D_{S}(A, B)=\left(d_{S}(i c, j c)\right) \tag{9}
\end{equation*}
$$

where, $i c, j c$ - centroids of image clusters A and B .
8. Ward's method:

$$
\begin{equation*}
D_{S}(A, B)=d_{e} /(|A| \times|B|), \tag{10}
\end{equation*}
$$

where, $d_{e}=\sqrt{\sum\left(x_{k}-\bar{x}\right)^{2}}, x_{k}$-pixel coordinates, $\bar{x}$ - mathematical expectation of coordinates.
Calculation of the cumulative histogram of a two-dimensional color image as the sum of the probabilities of separate colors is as follows [18,19]:

$$
\begin{equation*}
V_{1}(S)=\sum_{i \in n, S}^{n, S} P_{2}(i) \tag{11}
\end{equation*}
$$

Probabilistic entropy is estimated according to C. Shannon in the following way [20]:

$$
\begin{equation*}
H_{k}=-k \sum_{j=0}^{S} p_{j} \log _{k} p_{j} \tag{12}
\end{equation*}
$$

where, $H_{x}$ - entropy estimate; k - coefficient of the algorithm base ( $2,10, \mathrm{e}, .$. ); $P_{i}$ - the probability of a random process.

For each image segment, the variance of the deviations of $\mathrm{P}_{\mathrm{i}}(\mathrm{i})$ and $\mathrm{P}_{2}(\mathrm{i})$ values from the arithmetic mean value is calculated as an iterative procedure.

The given list of analytical expressions and corresponding algorithms for digital data processing allow us to solve the important problems of applied mathematics and microelectronic circuits to provide the conditions for minimax criterion of speed and hardware complexity of MSAA structures.

The developed MSAA microelectronic circuitry (Fig. 13) is implemented on the basis of the series connection of single-bit full SAAs1 (Fig. 4) and half SAAs2 (Fig. 4). The n-bit group of such an adder includes SAAs2, and more significant bits contain SAAs1 [21].


Figure 13: Functional structure of MSAA
The application of such MSAA as a component of MSP is presented in Fig. 13. Addition and accumulation of the $n$-sum of $k$-bit binary numbers is performed in each microcycle during 4 clock cycles, regardless of their bitness.

For example, when adding $\mathrm{n}=256$ of k -bit numbers, the total number of microcycles is $N_{1}=4 n=1024$, that is, in comparison with known devices of this class, in which ripple carry-overs are available in each microcycle, the total number of microcycles for the considered example, with the number capacity of $k=(128 \div 4096)$, the signal delay in each microcycle, respectively, is $N_{2}=256 \times([512 \div 8192)]+\log _{2} 256=(133120 \div 2099200)$. That is, the performance of the improved MSAA, compared to the known one, increases by $k_{s b}=N_{1} / N_{2}=(133120 \div 2099200) / 1024=(130 \div 2050)$ times. As the capacity of the accumulated binary numbers increases, the performance increases by 1-3 orders.

It should be noted that the result obtained at the output of such an adder-accumulator is presented by a binary code of $\dot{C}_{n} \dot{S}_{n}$ type:

$$
\begin{equation*}
\dot{C}_{n} \dot{S}_{n}, \ldots, \dot{C}_{j} \dot{S}_{j}, \ldots, \dot{C}_{1} \dot{S}_{1} \tag{13}
\end{equation*}
$$

where, $\dot{C}_{j}$ is a bit of a ripple carry, $\dot{S}_{j}-$ a bit of a sum in $j$-th position of the MSAA output code, correspondingly.

Theoretical background and examples of computational operations on binary codes are given in Section 4 of this paper.

In case, when the results of accumulating the sum of many binary numbers are practically used in mono binary codes, the resulting binary code is converted into a mono binary code using a multi-bit binary carry-look-ahead adder [22]. The functional structure of such a multi-bit carry-lookahead adder is shown in Fig. 14. The delay of ripple carry signals in the structure of a multi-bit carry-look-ahead adder in the first and final modules is 2 clock cycles, and in other modules it is 1 clock cycle.


Figure 14: Functional structure of a multi-bit carry-look-ahead adder
Each component of a multi-bit carry-look-ahead adder ( $\Sigma$ ) in Fig. 14 is presented by the microelectronic structure of a multi-bit binary adder, which is shown in Fig. 15. An example of a 4-bit functional structure of the carry-look-ahead adder, which is a component of the decoder of the MSAA output binary code, is shown in Fig. 15 [22, 23].


Figure 15: Functional structure of a 4-bit carry-look-ahead adder
Fig. 16 shows the microelectronic structures of the adder-accumulator components (HS1, HS2).

a)

b)

Figure 16: Microelectronic structures (HS1, HS2) as the components of a carry-look-ahead adder

The performance of such components of the binary code decoder [22] is 2 clock cycles, respectively. That is, when the capacity of the input binary code is $\mathrm{n}=256$, the total signal delay is 48 clock cycles.

According to the example shown in Fig. 6, it can be seen that when the binary number position is $(\mathrm{k}=128)$ and taking into account that the sequentially generated bits of ripple carry $\left(\mathrm{C}_{\mathrm{j}}\right)$ and bit sums $\left(\mathrm{S}_{\mathrm{j}}\right)$ are to be converted, then the output mono binary code of the accumulated sum is generated in $2 \times 24=48$ clock cycles. That is, increasing the speed of accumulating the sum by multi-bit adderaccumulators (MAA) and presenting calculation results by mono binary code is, respectively, $k_{s m}=(133120 \div 48) / 1024=130$ times. In this case, the MAA performance improving coefficient practically decreases by $0.01 \%$.

More in-depth studies of the system performance characteristics and hardware complexity of this class of microelectronic binary accumulative codes should take into account the existing circuit design technologies developed by well-known companies (Texas Instruments, Analog Devices), which is beyond the scope of this work.

## 6. Application of MSAA as the ALU component of multi-bit vector and scalar supercomputers

Binary arithmetic of the ALU in multi-bit supercomputer is based on registration of bits of sum $\left(\dot{S}_{j}\right)$ and bits of ripple carry-overs ( $\dot{C}_{j}$ ) in each position.

An example of generating a binary code as a result of adding two mono binary codes ( $x$ and $y$ ) is presented in the following graph.

$$
\begin{align*}
& x=\left(\quad a_{n-1}, \quad \ldots \quad, a_{i}, \quad \ldots \quad, a_{1}, \quad a_{0}\right) \\
& +y=\left(\quad b_{n-1}, \ldots \quad, b_{i}, \quad \ldots \quad, b_{1}, \quad b_{0} \quad\right),  \tag{14}\\
& \dot{d}=\left(\quad{ }^{C_{n}}<\dot{S_{n-1}}, \ldots, \dot{C_{i+1}}<\dot{S_{i}}, \ldots \quad \dot{C_{2}}<\dot{S}_{1}, \quad \dot{C_{1}}<\dot{S_{0}}\right)
\end{align*}
$$

where, $x=\sum_{i=0}^{n-1} a_{i} \cdot 2^{i} ; y=\sum_{i=0}^{n-1} b_{i} \cdot 2^{i} ; \dot{d}=\sum_{i=0}^{n-1} S_{i} \cdot 2^{i}+\sum_{i=0}^{n-1} C_{i+1} \cdot 2^{i}$.
Thus, each position of a binary number is presented by two bits that correspond to quaternary arithmetic according to Table 1.

Notation of a binary code (BC) position in binary arithmetic Table 1
Truth table of binary code

| $\dot{C}_{i+1}$ | $\dot{S}_{i}$ | $\dot{d}_{i}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | S |
| 1 | 0 | 2 S |
| 1 | 1 | 3 S |

A simplified demonstration of the operation of generating a binary code is shown as an example of adding two 8 -bit Fermat and Mersenne numbers, which correspond to the following numbers in the decimal and mono binary number systems $255_{(10)}=11111111_{(2)} ; 129_{(10)}=10000001_{(2)}$. Let us notate these numbers as a binary code and perform the operation of addition on them.

$$
\begin{array}{rlllll}
\dot{x}=(0<1, & \ldots & , 0<1, & \ldots & , 0<1, & 0<1) \\
\dot{\bullet}=(0<1, & \ldots & , 0<0, & \ldots & , 0<0, & 0<1) \\
\hline \dot{d}=\left(\begin{array}{lllll}
(1<1, & \ldots & , 1<0, & \ldots & , 1<0,
\end{array}\right. & 1<0)
\end{array}
$$

Such an operation of adding two mono binary codes (MBC) presented by BC ( $x$ and $y$ ) and their sum $(d)$ is implemented by the following structure of an $n$-bit combinational adder based on singlebit half binary adders (HBA), which is shown in Fig. 17.


Figure 17: Structure of an n-bit binary adder for adding two $n$-bit mono binary codes at the output of which ( $n+1$ )-bit binary code is generated

N-bit binary adder whose structure is presented in Fig. 17, allows us to add two multi-bit binary mono codes in 1 clock cycle, regardless of the input code capacity.

The use of binary codes in the ALU structures of supercomputers makes it possible to increase the speed of calculations and the performance of digital data processing by 1-3 orders. Such computational operations on the data are implemented according to the analytical expressions presented in Section 3 (1-12). It is especially efficient when solving complex mathematical and algorithmic problems in the field of cryptography, holography and pattern recognition by processing images represented by RGB pixels of digital video cameras.

## 7. Conclusion

The proposed new functional and microelectronic structures of synchronized binary adders make it possible to significantly expand the scope of applications of multi-bit adders of digital data, and to increase their speed by 1-3 orders compared to known structures.

The presented theoretical and applied solutions of binary arithmetic significantly expand the possibilities of using ALU coprocessors in the computing environment of vector and scalar supercomputers.

## 8. References

[1] MIPS official website. Access mode: https://www.mips.com
[2] IBM official website. Access mode: https://www.ibm.com
[3] Intel official website. Access mode: https://www.intel.com
[4] Arm official website. Access mode: https://www.arm.com
[5] Sascha Julian Oks, Max Jalowski, Albrecht Fritzsche, Kathrin M. Moslein Cyber-physical modeling and simulation: A reference architecture for designing demonstrators for industrial cyber-physical systems // Procedia CIRP Design Conference 2019, P.257-264.
[6] J. Wan, H. Yan, H. Suo, F. Li, Advances in Cyber-Physical Systems Research, KSII Transaction On Internet And Information Systems, Vol.5, No. 12, P.3117-3119, Desember 2014.
[7] A. Anand Kumar Fundamentals of Digital Circuits. $4^{\text {th }}$ ed. / Prentice-Hall of India Pvt.Ltd, 2016. -1100 p .
[8] John L. Hennessy, David A. Patterson Computer Architecture: A Quantitative Approach. $6^{\text {th }}$ ed. - The Morgan Kaufmann Series in Computer Architecture and Design: English, 2017. - 936 p.
[9] Publio M. Lima, Carlos K.P. da Silva, Claudio M. de Farias, Lilian K. Carvalho, Marcos V. Moreira Event-based cryptography for automation networks of cyber-physical systems using the stream cipcer ChaCha20, IFAC-PapersOnLine Volume 55, Issue 28, 2022 P. 58-65 https://doi.org/10.1016/j.ifacol.2022.10.32.
[10] Patent of Ukraine. No. 146833 Single-bit synchronized full-adder Bull. No. 12, 2021 (in Ukraine)
[11] Tariq Jamil, H. Medhat Awadalla, Iftaquaruddin Mohammad Design and implementation of a complex binary adder, Journal of Engineering and Applied Sciences, 2018, P. 1813-1828.
[12] Y. Nyckolaychuk, V. Hryha, N. Vozna, A. Voronych, A. Segin, P. Humennyi Highperformance coprocessors for arithmetic and logic operations of multi-bit cores for vector and scalar supercomputers // Advanced Computer Information Technologies. $12^{\text {th }}$ International Conference. ACIT 2022. - Spišská Kapitula, Slovakia, September 2022. - P. 410-414.
[13] Y. Nyckolaychuk, T. Grynchychyn, Y. Petrashchuk, V. Hryha and Z. Osypenko Optoelectronic cyber-physicsl system of monitoring of nature ptotection areas // published on CEUR Workshop Proceedings, 2022, P. 599-612.
[14] W. Robert and Jr. Heath, "Introduction to Wireless Digital Communication," 1 Ed. Prentice Hall, 2017, p. 464.
[15] Vozna N.Y., Nykolaichuk Y.M., Volynskyi O.I. Algorithms for solving problems of cryptographic protection of color image pixels in the Rademacher's basis and residue number systems // Cybernetics and Systems Analysis. - May 2019, Volume 55, Issue 3, pp. 474-487.
[16] Eric R. Johnston, Nic Harrigan, Mercedes Programming Quantum Computers: Essential Algorithms and Code Samples $1^{\text {st }}$ Edition // O’Reilly Media, 2019. - 336 p.
[17] Nykolaichuk Y.M., Vozna N.Y., Krulikovskyi B.B., Pikh V.Y. Method for structuring the Fourier discrete cosine transform in the modular arithmetic of the Haar-Krestenson numbertheoretic basis // Cybernetics and Systems Analysis. - May 2018, Vol. 54, Issue 3, pp. 502-512.
[18] Melnyk R.A. Algorithms and methods of image processing: Manual / R.A. Meynyk. - Lviv: Publishing House of Lviv Polytechnic, 2017. - 220 p. (in Ukraine)
[19] Carsten Steger. Machine vision algorithms and applications / Carsten Steger, Markus Ulrich, Christian Wiedemann. - John Wiley\&Sons, 2018. - 516 p.
[20] Jamieson Brechtl, Peter K Liaw High-Entropy Materials: Theory, Experiments, an Applications/Sprache, English, 2022. - 774 p.
[21] Patent of Ukraine. No. 150332 Binary adder-accumulator. Bul. No. 5, 2022 (in Ukraine)
[22] Padmanabhan Balasubramanian, Nikos E.Mastorakis High-Speed and Energy-Efficient Carry Look-Ahead Adder, J.Low Power Electron. Appl. 2022, 12 (3), 46 https://doi.org/10.3390/jlpea12030046
[23] Patent of Ukraine. No. 151889 Device for comparing multi-bit binary data. Bull. No. 39, 2022 (in Ukraine)
[24] Seyed-Sajad Ahmadpour, Nima Jafari Navimipour, Mohammed Mosleh, Ali Newas Bahar, Senay Yalcin A nano-scale n-bit ripple carry adder using an optimized XOR gate and quantumdots technology with diminished cells and power dissipation, Nano Communication Networks, 2023, 100442 https://doi.org/10.1016/j.nancom.2023.100442
[25] Patent of Ukraine. No. 115861 Single-bit half-adder Bull. No. 8, 2017 (in Ukraine)


[^0]:    IntelITSIS'2023: 4th International Workshop on Intelligent Information Technologies and Systems of Information Security, March 22-24, 2023, Khmelnytskyi, Ukraine
    EMAIL: y.nykolaychuk@ukr.net (Yaroslav Nykolaychuk); volodymyr.gryga@pnu.edu.ua (Volodymyr Hryha); nvozna@ukr.net (Nataliia Vozna); pirom75@ukr.net (Ihor Pitukh); hrihaludmila31@gmail.com (Lyudmila Hryha)
    ORCID: 0000-0002-6177-913X (Yaroslav Nykolaychuk); 0000-0001-5458-525X (Volodymyr Hryha); 0000-0002-8856-1720 (Nataliia Vozna); 0000-0002-3329-4901 (Ihor Pitukh); 0000-0002-6260-7559 (Lyudmila Hryha)

